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Abstract
This thesis creates a framework for Introspective Computing. Introspective Comput-
ing is a computing paradigm characterized by self-aware software. Self-aware software
systems use hardware mechanisms to observe an application’s execution so that they
may adapt execution to improve performance, reduce power consumption, or balance
user-defined fitness criteria over time-varying conditions in a system environment.
We dub our framework Partner Cores. The Partner Cores framework builds upon
tiled multicore architectures [11, 10, 25, 9], closely coupling cores such that one may
be used to observe and optimize execution in another. Partner cores incrementally
collect and analyze execution traces from code cores then exploit knowledge of the
hardware to optimize execution.
This thesis develops a tiled architecture for the Partner Cores framework that we
dub Evolve. Evolve provides a versatile substrate upon which software may coordinate
core partnerships and various forms of parallelism. To do so, Evolve augments a
basic tiled architecture with introspection hardware and programmable functional
units. Partner Cores software systems on the Evolve hardware may follow the style
of helper threading [13, 12, 6] or utilize the programmable functional units in each
core to evolve application-specific coprocessor engines.
This thesis work develops two Partner Cores software systems: the Dynamic
Partner-Assisted Branch Predictor and the Introspective L2 Memory System (IL2).
The branch predictor employs a partner core as a coprocessor engine for general dy-
namic branch prediction in a corresponding code core. The IL2 retasks the silicon
resources of partner cores as banks of an on-chip, distributed, software L2 cache for
code cores. The IL2 employs aggressive, application-specific prefetchers for minimiz-
ing cache miss penalties and DRAM power consumption.
Our results and future work show that the branch predictor is able to sustain
prediction for code core branch frequencies as high as one every 7 instructions with no
degradation in accuracy; updated prediction directions are available in a low minimum
of 20-21 instructions. For the IL2, we develop a pixel block prefetcher for the image
data structure used in a JPEG encoder benchmark and show that a 50% improvement
in absolute performance is attainable.
Thesis Supervisor: Anant Agarwal
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3
4
Acknowledgments
I would like to thank my research adviser. Few have had the privilege of working so
closely with someone as inspiring, excitable, and visionary as Anant Agarwal. In fact,
many of the ideas in this thesis were wholly inspired by conversations we have had
concerning his grander visions for the future of computing. I am thankful for having
been in the right place at the right time to help pioneer them.
I would also like to thank Michael B. Taylor, lead architect of the MIT Raw
Architecture Workstation project who has since left to join the Computer Science
and Engineering faculty at the University of California, San Diego. Michael, thank
you for patience as a mentor and for believing in me. I owe much of what I know
about computer architecture and about research to the insights you have graciously
imparted.
Thanks to all the other members of the Raw research group. Their hard work
in formulating the Raw architecture and developing its software infrastructure make
possible my thesis contributions. I thank Jason Miller, in particular, for his service
as a mentor. Jason, I respect and admire the clarity with which you formulate ideas
and express them to other people. Special thanks to David Wentzlaff and Nathan
Shnidman for sharing their research results and insights; their work has likewise been
instrumental. Thanks also to Jim Psota and Jason Miller again for their generous
feedback in revising this document.
I would like to thank my undergraduate professors in Electrical and Computer
Engineering at the University of Texas at Austin for their devotion to their students
and the interest they took in shaping me into the creative and the engineer that I am
today. Thank you especially to Dr. Margarida Jacome and Dr. Craig Chase for their
earnest guidance at such a critical time in my life.
And finally, I would like to thank my friends and family for their support over
the years and for the sacrifices they have made to provide me with the educational
opportunities that led me to MIT. Thank you for believing in me, for your words of
encouragement, and for instilling in me the value of discipline and hard work.
5
This work was funded in part by DARPA. This material is based upon work
supported under a National Science Foundation Graduate Research Fellowship. Any
opinions, findings, conclusions or recommendations expressed in this publication are
those of the author and do not necessarily reflect the views of DARPA or the National
Science Foundation.
6
Contents
1 Introduction 19
1.1 The Baseline Evolve Multicore Architecture . . . . . . . . . . . . . . 21
1.1.1 A Homogeneous-Multicore Tiled Architecture . . . . . . . . . 21
1.1.2 Sub-word and Bit-level Computation . . . . . . . . . . . . . . 23
1.1.3 Implications for Applications . . . . . . . . . . . . . . . . . . . 25
1.2 The Evolve Introspection Mechanisms . . . . . . . . . . . . . . . . . . 25
1.2.1 Mechanisms for Introspective Observation . . . . . . . . . . . 26
1.2.2 Mechanisms for Introspective Analysis . . . . . . . . . . . . . 26
1.2.3 Mechanisms for Introspective Optimization . . . . . . . . . . . 28
1.3 Research Approach . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
1.4 Summary of Results . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
1.5 Thesis Organization . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
2 Background 37
2.1 Raw Software SoC Applications . . . . . . . . . . . . . . . . . . . . . 38
2.2 Bit-level Software Applications . . . . . . . . . . . . . . . . . . . . . 38
2.3 Integrating Reconfigurable Logic in CPUs . . . . . . . . . . . . . . . 39
2.3.1 FPGAs Waste Resource Bandwidth . . . . . . . . . . . . . . . 40
2.3.2 FPGAs Make Inefficient Substrates for Processors . . . . . . . 41
2.3.3 FPGAs Are Too Small For Application Acceleration . . . . . . 43
2.4 Application-specific Instructions or Processors . . . . . . . . . . . . . 44
7
3 The Evolve Architecture 47
3.1 Evolve Architecture Overview . . . . . . . . . . . . . . . . . . . . . . 47
3.2 The Baseline Evolve Multicore Architecture . . . . . . . . . . . . . . 49
3.3 The Evolve Observation Mechanisms . . . . . . . . . . . . . . . . . . 52
3.3.1 Event / Performance Counters . . . . . . . . . . . . . . . . . . 53
3.3.2 Out-of-band Event-Triggered Messaging . . . . . . . . . . . . 54
3.4 The Evolve Analysis Mechanisms . . . . . . . . . . . . . . . . . . . . 57
3.4.1 Message-Metadata-Triggered Interrupts . . . . . . . . . . . . . 57
3.4.2 The Reconfigurable Logic Unit . . . . . . . . . . . . . . . . . 58
3.5 The Evolve Optimization Mechanisms . . . . . . . . . . . . . . . . . . 59
3.5.1 The Reconfigurable Logic Unit . . . . . . . . . . . . . . . . . 59
3.5.2 Out-of-band Optimization Commit . . . . . . . . . . . . . . . 60
3.6 Additional Enhancements for Introspection . . . . . . . . . . . . . . . 63
3.6.1 Observation: Configurable Header Delivery . . . . . . . . . . . 64
3.6.2 Analysis: Hardware-Accelerated Queues . . . . . . . . . . . . 65
3.6.3 Optimization: Self-Modifying Code . . . . . . . . . . . . . . . 70
3.6.4 Optimization: Single-bit Reconfiguration . . . . . . . . . . . . 71
3.6.5 Analysis and Optimization: Cacheline Transfers . . . . . . . . 72
4 The Reconfigurable Logic Unit 75
4.1 RLU Architecture Overview . . . . . . . . . . . . . . . . . . . . . . . 75
4.2 The Idealized Reconfigurable Logic Unit . . . . . . . . . . . . . . . . 77
4.2.1 The Bit Permuter . . . . . . . . . . . . . . . . . . . . . . . . . 79
4.2.2 Parallel, Independent N-ary Functional Units . . . . . . . . . 80
4.2.3 The Function Joiner . . . . . . . . . . . . . . . . . . . . . . . 82
4.3 The Functional Power of the Idealized RLU . . . . . . . . . . . . . . 83
4.3.1 The 6-tuple of a VLIW Architecture . . . . . . . . . . . . . . 83
4.3.2 The 6-tuple of a SIMD Architecture . . . . . . . . . . . . . . . 84
4.3.3 Quantifying the Versatility of the RLU . . . . . . . . . . . . . 85
4.4 Practical Implementation Constraints . . . . . . . . . . . . . . . . . . 86
8
4.5 RLU Processor Pipeline Interface . . . . . . . . . . . . . . . . . . . . 90
4.6 RLU Pipeline Details . . . . . . . . . . . . . . . . . . . . . . . . . . . 92
4.7 Arbitrarily-Variably-Grained SIMD Units . . . . . . . . . . . . . . . . 93
4.7.1 AVGSIMD Arithmetic Operations . . . . . . . . . . . . . . . . 93
4.7.2 AVGSIMD Logic Operations . . . . . . . . . . . . . . . . . . . 96
4.7.3 AVGSIMD Comparative Operations . . . . . . . . . . . . . . . 96
4.7.4 AVGSIMD Lookup Table Operations . . . . . . . . . . . . . . 97
5 Infrastructure 105
5.1 Toolchain Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106
5.2 The bV Compiler . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 107
5.3 The Evolve Simulator . . . . . . . . . . . . . . . . . . . . . . . . . . . 109
5.4 Specifying Software in bV RTL . . . . . . . . . . . . . . . . . . . . . 110
5.4.1 The bV RTL Language Overview . . . . . . . . . . . . . . . . 110
5.4.2 Inter-core Communication Primitives . . . . . . . . . . . . . . 111
5.4.3 The Evolve Instruction Set Architecture . . . . . . . . . . . . 113
5.4.4 Application-specific Instruction Definitions . . . . . . . . . . . 116
5.4.5 Lookup Table Initialization Definitions . . . . . . . . . . . . . 123
6 Software SoC Studies 127
6.1 Software SoC Applications . . . . . . . . . . . . . . . . . . . . . . . . 128
6.1.1 802.11a Convolutional Encoder . . . . . . . . . . . . . . . . . 128
6.1.2 8b/10b Block Encoder . . . . . . . . . . . . . . . . . . . . . . 132
6.2 Software SoC Analysis . . . . . . . . . . . . . . . . . . . . . . . . . . 135
6.2.1 802.11a Convolutional Encoder . . . . . . . . . . . . . . . . . 135
6.2.2 8b/10b Block Encoder . . . . . . . . . . . . . . . . . . . . . . 137
7 Run-time Component Studies 141
7.1 Dynamic Partner-Assisted Branch Predictor . . . . . . . . . . . . . . 143
7.1.1 Core Partnership Interface Overview . . . . . . . . . . . . . . 143
7.1.2 Implementation Details . . . . . . . . . . . . . . . . . . . . . . 145
9
7.2 Introspective L2 Memory System . . . . . . . . . . . . . . . . . . . . 151
7.2.1 Core Partnership Interface Overview . . . . . . . . . . . . . . 151
7.2.2 IL2 Partner Core Overview . . . . . . . . . . . . . . . . . . . 154
7.2.3 IL2 Cache Controller Critical Path . . . . . . . . . . . . . . . 159
7.2.4 An Example Structure-Aware Prefetcher . . . . . . . . . . . . 168
8 Run-time Component Analysis 175
8.1 The Dynamic Branch Predictor . . . . . . . . . . . . . . . . . . . . . 176
8.1.1 Branch Prediction Throughput and Latency . . . . . . . . . . 177
8.1.2 Performance Implications for Applications . . . . . . . . . . . 178
8.1.3 Introspective Computing Potential . . . . . . . . . . . . . . . 181
8.2 The Introspective L2 Memory System . . . . . . . . . . . . . . . . . . 183
8.2.1 IL2 Throughput and Latency . . . . . . . . . . . . . . . . . . 183
8.2.2 Performance Implications for Applications . . . . . . . . . . . 185
8.2.3 JPEG Encoder Benchmarks . . . . . . . . . . . . . . . . . . . 188
8.2.4 Introspective Computing Potential . . . . . . . . . . . . . . . 194
9 Future Work 197
9.1 Fully Benchmarking the Run-time Components . . . . . . . . . . . . 197
9.2 Area, Clock, and Power Characterization . . . . . . . . . . . . . . . . 198
9.2.1 Impact on Core Area . . . . . . . . . . . . . . . . . . . . . . . 199
9.2.2 Impact on Cycle Time . . . . . . . . . . . . . . . . . . . . . . 200
9.2.3 Impact on Power Consumption . . . . . . . . . . . . . . . . . 200
9.3 General Architectural Improvements . . . . . . . . . . . . . . . . . . 201
9.3.1 Lower Latency Core Partnerships . . . . . . . . . . . . . . . . 201
9.3.2 64-bit Evolve Extension . . . . . . . . . . . . . . . . . . . . . 202
9.3.3 Automatic Hardware Introspective Mechanisms . . . . . . . . 203
9.4 Enhancements to the RLU Architecture . . . . . . . . . . . . . . . . 203
9.4.1 Additional AVGSIMD Functional Units . . . . . . . . . . . . . 204
9.4.2 AVGSIMD Lookup Table Enhancements . . . . . . . . . . . . 204
9.4.3 3-ary Functional Units . . . . . . . . . . . . . . . . . . . . . . 205
10
9.5 Application/Case Study Improvements . . . . . . . . . . . . . . . . . 206
9.5.1 Improving the Software SoC Applications . . . . . . . . . . . . 206
9.5.2 Partner-Assisted Branch Predictor . . . . . . . . . . . . . . . 207
9.5.3 IL2 Structure-Aware Prefetching . . . . . . . . . . . . . . . . 207
9.6 Software SoC Deployment . . . . . . . . . . . . . . . . . . . . . . . . 209
10 Related Work 211
10.1 Helper Threads . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 211
10.1.1 Benefit: Reduced Resource Contention . . . . . . . . . . . . . 212
10.1.2 Benefit: Versatility . . . . . . . . . . . . . . . . . . . . . . . . 213
10.1.3 Potential Disadvantage: Optimization Latency . . . . . . . . . 214
10.1.4 Potential Disadvantage: Area Efficiency . . . . . . . . . . . . 215
10.1.5 Potential Disadvantage: Power Efficiency . . . . . . . . . . . . 216
10.2 Other Forms of Introspective Computing . . . . . . . . . . . . . . . . 216
11 Conclusion 219
A Software Jump Table Overhead 221
B AVGSIMD Variable Shifter 223
C AVGSIMD Logic Unit 225
D bV RTL Language Details 227
D.1 bV RTL Grammar . . . . . . . . . . . . . . . . . . . . . . . . . . . . 227
D.2 Raw ISA Extensions . . . . . . . . . . . . . . . . . . . . . . . . . . . 233
E bV Example Kernels 237
E.1 SIMD Functionality . . . . . . . . . . . . . . . . . . . . . . . . . . . . 237
E.2 Sub-word VLIW Functionality . . . . . . . . . . . . . . . . . . . . . . 240
11
12
List of Figures
1-1 Partner Cores for Introspective Optimization . . . . . . . . . . . . . . 20
1-2 Evolve Architecture Overview . . . . . . . . . . . . . . . . . . . . . . 22
1-3 Evolve Reconfigurable Logic Fabric Overview . . . . . . . . . . . . . 24
1-4 Evolve’s Features for Introspective Optimization . . . . . . . . . . . . 27
1-5 Example Introspective Computing Software . . . . . . . . . . . . . . 31
3-1 Evolve’s Features for Introspective Optimization . . . . . . . . . . . . 48
3-2 Evolve Architecture Overview . . . . . . . . . . . . . . . . . . . . . . 50
3-3 Count Leading Zeroes and OR . . . . . . . . . . . . . . . . . . . . . . 51
3-4 Population Count and OR . . . . . . . . . . . . . . . . . . . . . . . . 51
3-5 Rotate Left and Mask . . . . . . . . . . . . . . . . . . . . . . . . . . 51
3-6 Other Powerful rlm Variants . . . . . . . . . . . . . . . . . . . . . . . 51
3-7 Hardware for Event Reporting and Parsing . . . . . . . . . . . . . . . 55
3-8 Event-Triggered Message Configuration Register . . . . . . . . . . . . 56
3-9 The Message Demux Logic and the Shared Memory Engine . . . . . . 61
3-10 Dynamic Message Header . . . . . . . . . . . . . . . . . . . . . . . . 64
3-11 The Evolve Queue Configuration Format . . . . . . . . . . . . . . . . 66
3-12 Approximating the Evolve Queue-Pointer-Updating Unit . . . . . . . 67
3-13 The Auxiliary Register File . . . . . . . . . . . . . . . . . . . . . . . 69
4-1 RLU Architecture Overview . . . . . . . . . . . . . . . . . . . . . . . 76
4-2 Snapshot of a Configuration of the Idealized RLU . . . . . . . . . . . 78
4-3 The Idealized Bit Permuter and 2-tuple . . . . . . . . . . . . . . . . . 79
4-4 The Idealized Function Joiner and 2-tuple . . . . . . . . . . . . . . . 82
13
4-5 The Functional Power of the RLU Compared to VLIW and SIMD . . 86
4-6 The Evolve RLU 6-tuple . . . . . . . . . . . . . . . . . . . . . . . . . 89
4-7 The RLU Interface to the Processor Pipeline . . . . . . . . . . . . . . 89
4-8 The RLU Configuration Cache . . . . . . . . . . . . . . . . . . . . . . 91
4-9 A Closer Look at the RLU Pipeline . . . . . . . . . . . . . . . . . . . 92
4-10 Arbitrarily-Variably-Grained SIMD Addition . . . . . . . . . . . . . . 95
4-11 Full Adder Equations with Carry-Delete and Carry-Insert . . . . . . . 95
4-12 16KB 8-bank AVGSIMD Lookup Table Unit and Scratchpad . . . . . 98
4-13 The AVGSIMD Lookup Table Unit and Adaptive Wiring . . . . . . . 101
4-14 Evolve Reconfigurable Logic Fabric Overview . . . . . . . . . . . . . 102
5-1 The Evolve Toolchain . . . . . . . . . . . . . . . . . . . . . . . . . . . 107
5-2 The bV Compiler Infrastructure . . . . . . . . . . . . . . . . . . . . . 108
5-3 The Evolve ihdr Instruction . . . . . . . . . . . . . . . . . . . . . . . 112
5-4 The Evolve ihdr Immediate-Field Encoding . . . . . . . . . . . . . . 113
6-1 The 802.11a Convolutional Encoder . . . . . . . . . . . . . . . . . . . 129
6-2 The Raw 802.11a Inner Loop. Code from [27]. . . . . . . . . . . . . . 129
6-3 An 8b/10b Encoder . . . . . . . . . . . . . . . . . . . . . . . . . . . . 132
6-4 The Raw Single-core 8b/10b Inner Loop. Code from [27]. . . . . . . . 133
7-1 Branch Prediction Partnership Interface . . . . . . . . . . . . . . . . 144
7-2 Introspective L2 Memory System Partnership Interface . . . . . . . . 152
7-3 Overview of the IL2 Core . . . . . . . . . . . . . . . . . . . . . . . . . 155
7-4 IL2 Controller / Prefetcher Interrupt Model . . . . . . . . . . . . . . 155
7-5 The IL2 Prefetcher Thread with Pluggable Prefetch Module . . . . . 157
7-6 An LRU Hardware Implementation . . . . . . . . . . . . . . . . . . . 165
7-7 Application-specific Pixel Block Prefetcher . . . . . . . . . . . . . . . 170
8-1 Partner-Assisted Branch Prediction Throughput and Latency . . . . . 178
8-2 Introspective L2 Memory System Throughput and Latency . . . . . . 185
8-3 Cycle Counts for the IL2 JPEG Encoder Benchmark . . . . . . . . . 190
14
8-4 Absolute Speedup for the IL2 JPEG Encoder Benchmark . . . . . . . 192
8-5 Efficiency of the Structure-Aware Pixel Block Prefetcher . . . . . . . 193
B-1 8-bit Analog to a Preliminary AVGSIMD Variable Shifter Design . . 224
C-1 8-bit Analog to a Preliminary AVGSIMD Logic Unit Design . . . . . 226
15
16
List of Tables
5.1 Evolve Register-Mapped Network I/O . . . . . . . . . . . . . . . . . . 112
5.2 The Important Evolve ISA Extensions . . . . . . . . . . . . . . . . . 113
6.1 Summary of 802.11a Speedup Components . . . . . . . . . . . . . . . 136
8.1 Summary of Evolve Benchmark Results . . . . . . . . . . . . . . . . . 176
8.2 IL2 Benchmark Machine Configurations . . . . . . . . . . . . . . . . . 189
17
18
Chapter 1
Introduction
This thesis creates a framework for Introspective Computing. Introspective Comput-
ing is a computing paradigm characterized by self-aware software. An Introspective
Computing software system consists of an application and one or more run-time com-
ponents that it executes alongside. The run-time components use hardware mech-
anisms to observe the application’s execution so that they may continuously adapt
the application to improve performance, reduce power consumption, or balance user-
defined fitness criteria over time-varying conditions in the system environment. The
run-time components may also evolve, specializing their fitness over time by learning
intelligent optimization behaviors.
At the core of Introspective Computing is the introspective optimization cycle.
Self-aware run-time systems monitor application execution incrementally by collecting
statistics and traces. They analyze the traces to discover trends then use the analysis
to formulate and actuate optimizations. The introspective optimization cycle can be
summarized by three simple actions:
1. Observe
2. Analyze
3. Optimize
This thesis develops a multicore architecture around the introspective optimization
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Figure 1-1: Partner Cores for Introspective Optimization. In this figure, a code core
forms two partnerships: one to reduce branch mispredict stalls and one to hide DRAM
latency.
cycle. The Evolve architecture exposes its microarchitecture to software and provides
feedback mechanisms that software run-time systems may use, armed with intricate
knowledge of the hardware, for self-aware optimization. We refer to the approach we
develop as Partner Cores. Building upon work in homogeneous tiled architectures
[11, 10, 25, 9] and helper threading [13, 12, 6] in particular, Evolve tightly couples
cores such that software in a partner core may continuously observe, analyze, and
optimize execution in one or more code cores.
Figure 1-1 gives an example Introspective Computing software system where the
Partner Cores framework is used for performance optimization. One partner core
performs enhanced branch prediction to help minimize branch misprediction stalls
and the other performs memory prefetching to hide DRAM latency in the code core’s
execution.
In addition to enabling tightly-coupled core partnerships, the Evolve architecture
exposes a versatile substrate of retaskable silicon resources for applications to spe-
cialize in whichever way most benefits the particular task at hand. Evolve’s silicon
resources are per-cycle reconfigurable at both coarse and fine granularities. Reconfig-
20
uration is fast and may be partial at granularities as fine as a single bit.
Applications may exploit Evolve’s reconfigurable architecture to coordinate vari-
ous forms of parallelism across cores. Or, they may reconfigure the resources within
cores to orchestrate per-cycle adaptive, sub-word datapaths. They may also employ
a form of pipeline-integrated reconfigurable logic to accelerate machine learning and
evolutionary programming techniques, evolving intelligent circuits or application ac-
celerators over time.
To enable such things, Evolve builds upon work in homogeneous tiled architectures
[11, 10, 25, 9], performance and event monitoring, helper threading [13, 12, 6], shared
memory, programmable functional units [22, 21], application-specific instructions [26],
SIMD and VLIW architectures [15, 18, 19], and self-modifying code. The Evolve
architecture melds the technologies together into a versatile platform for self-aware
Introspective Computing software systems.
Specifically, the Evolve architecture augments a basic tiled multicore architecture
with a collection of programmable functional units in each core that we dub the
Reconfigurable Logic Unit (RLU). On top of that baseline, Evolve layers support for
introspective observation, analysis, and optimization.
1.1 The Baseline Evolve Multicore Architecture
Evolve builds its introspective mechanisms on top of a basic tiled multicore architec-
ture that it augments with the RLU for bit-level and sub-word computation within
each core. Collectively, the basic tiled architecture and the RLU in each core comprise
the baseline Evolve architecture. This section describes this baseline architecture and
ways that applications may specialize it for various forms of parallelism.
1.1.1 A Homogeneous-Multicore Tiled Architecture
Evolve builds upon a homogeneous-multicore tiled architecture of simple RISC mini-
cores. In fact, Evolve is similar to the MIT Raw processor architecture [11]. As the
term homogeneous-multicore suggests, each core is identical and tileable. Figure 1-2
21
Figure 1-2: Evolve Architecture Overview. The figure depicts an example 16-core
Evolve system, zooming in on one core and then the compute pipeline within it. Hard-
ware mechanisms particularly relevant to Introspective Computing are highlighted in
yellow. R1 and R2 are stages of the Reconfigurable Logic Unit.
gives a high-level architectural overview.
The figure depicts a 16-core analog to the larger m x n rectangular meshes the
Evolve architecture targets. Each core in the mesh contains a simple, general-purpose
32-bit RISC compute processor and four full-duplex interfaces to 32-bit, on-chip,
point-to-point mesh communication networks. Each core contains a 32KB instruction
memory and a 32KB, 2-way associative data cache.
The compute processor has a 32-bit, in-order, single-issue, 8-stage pipeline with a
4-stage, single-precision floating-point unit and a 2-stage Reconfigurable Logic Unit.
All units share a unified register file. The RLU is depicted as R1 and R2 in Figure 1-
2. The RLU hybridizes SIMD and VLIW technologies to provide a per-cycle config-
urable, custom datapath for sub-word arithmetic and bit-level logic. An overview of
the RLU follows in Section 1.1.2.
As mentioned, each core contains four full-duplex interfaces to 32-bit on-chip net-
works with 2-d mesh interconnection topologies. The mesh networks are used for
low-overhead message-passing between cores or statically-orchestrated communica-
tion patterns. The throughput of each interface is 32 bits each cycle in each direction,
operating at the same speed as the processor.
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Messages between non-adjacent cores are routed one hop per cycle through mul-
tiple cores in dimension-order. Two of the on-chip networks are dynamically-routed
using metadata in message headers. One dynamic network is used for memory, DMA,
and I/O traffic. The other dynamic network is used for general-purpose message-
passing. The other two networks are statically-routed for higher performance and are
likewise used for general purposes.
Each core contains a switch coprocessor to orchestrate arbitrary communication
patterns on the two static networks. The switch coprocessor contains a 64KB in-
struction memory and a pair of routing crossbars. The switch executes a 64-bit
VLIW instruction each cycle which specifies basic program-flow and one route for
each crossbar output.
The compute pipeline interfaces to each network via register-mapped I/O, bypass-
ing input network data into the processor pipeline in the RF stage, and bypassing out-
put data to the network from the result of each later stage. Register-mapped I/O with
network bypassing and single-cycle signaling between adjacent cores is paramount to
creating low-latency communication between cores.
1.1.2 Sub-word and Bit-level Computation
As mentioned, each core contains an RLU for sub-word and bit-level parallel execu-
tion. The RLU is a hybrid SIMD and sub-word VLIW unit that operates on 32-bit
vectors of elements with arbitrary and non-uniform precision. Like SIMD, the amount
of parallelism the RLU may exploit each cycle adaptively matches the number of ele-
ments that can be packed together in a vector. Like VLIW, the operation performed
between each pair of vector elements may be independently chosen.
A software-defined instruction specifies the particular set of parallel sub-word op-
erations the RLU performs in a given cycle. To execute a software-defined instruction,
the RLU reads out microcode from a roughly 4KB cache of RLU configurations. The
mut instruction in the Evolve ISA specifies an RLU Operation ID (RID) to indicate
which configuration to retrieve from the cache and execute. An additional status
register may be used for paging to support more configurations than an RID in an
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Figure 1-3: Evolve Reconfigurable Logic Fabric Overview. This figure depicts Evolve’s
hierarchical reconfigurable logic fabric. The permute stage of the RLU and the 8-
bank lookup table unit in the second stage are shown. Local routing between table
partitions in a core is virtually unconstrained from one cycle to the next via the
permute crossbar. Global routing between partitions in different cores is constrained
to near-neighbor locality from one cycle to the next and uses the mesh communication
networks. Table partitions in non-adjacent cores can be wired together via multiple
network hops.
mut instruction can specify. Configuration caching in this way virtualizes the number
of software-defined instructions an application may employ.
Wiring and logic in the RLU are partitioned into two stages to improve utilization
of resource bandwidth and increase the functional power of each component. The
majority of the bits in a microcode configuration control the first stage, a 1-bit wide
64x96 crossbar, to route input bits to appropriate positions in the RLU’s configurable
functional units. The remaining configuration bits program the functional units in
the second RLU stage. The crossbar and functional units are designed in clever ways
such that they can execute a different configuration each cycle.
Application-specific circuits may be realized one level at a time through a sequence
of software-defined instructions, temporally reusing RLU resources for efficient uti-
lization of resource bandwidth. The RLU contains a lookup table unit among its
various functional units for realizing random logic. A 16KB, banked table memory
provides 8 12-input/4-output lookup tables that can be arbitrarily partitioned into
tables of fewer inputs and outputs.
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Figure 1-3 focuses on the R1 stage and the lookup table unit in the R2 stage
of the RLU in Figure 1-2. As Figure 1-3 suggests, Evolve combines lookup tables
and a permutative crossbar to realize a fabric of reconfigurable logic within each core
through the time-dimension. The reconfigurable fabric may have spatial extent as
well, employing Evolve’s general-purpose mesh communication networks to spread
circuits across RLUs in multiple cores.
1.1.3 Implications for Applications
At the coarse granularity, Evolve exposes its raw silicon resources to software by
dividing them into tightly-coupled, parallel processors. Within each core, at the fine
granularity, Evolve exposes the per-cycle configurable datapath of the RLU.
Evolve applications may coordinate data-level, thread-level, instruction-level, and
software-pipeline parallelism across multiple cores over the two general-purpose static
networks using the static switch coprocessor or may use message-passing over the
general-purpose dynamic network.
Via the RLU, each core additionally supports sub-word and bit-level parallelism
each cycle. Applications may statically schedule sub-word DLP, TLP, and ILP within
a core in VLIW fashion by defining application-specific instructions for the RLU.
Applications may coordinate sub-word parallelism across the RLUs in multiple cores
for simultaneous sub-word and software-pipeline parallelism. Or, RLUs in multiple
cores may be coordinated to operate on larger sub-word vectors.
1.2 The Evolve Introspection Mechanisms
Building upon the baseline architecture in Section 1.1, Evolve adds hardware mecha-
nisms to facilitate core partnerships in the Partner Cores framework. Evolve’s hard-
ware attempts to maximize the effectiveness of core partnerships by minimizing the
overhead of performing each action in the introspective optimization cycle.
The Evolve Partner Cores mechanisms pipeline the observation, analysis, and
optimization actions over a mixture of hardware and software elements. Software
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is used where desirable for flexibility and versatility; hardware is used where desir-
able to minimize software burden and avoid interrupting application execution in the
code core(s). Figure 1-4 organizes Evolve’s introspection features, classifying them
according to the introspective optimization action(s) they pertain to. This section
summarizes the details of each mechanism. The major hardware mechanisms were
depicted in Figure 1-2.
1.2.1 Mechanisms for Introspective Observation
Recall that the Partner Cores framework tightly couples cores into partnerships such
that a partner core may observe and optimize execution in one or more code cores.
Partner cores observe code core execution in a distributed way. Hardware local to
the code core monitors execution statistics through a set of configurable performance
and event counters. Partner cores configure those counters to count downward from
a preset value on each event occurrence until the counter expires. Event counters
monitor such things as cache evictions, branch resolutions, pipeline stalls, and even
the frequency with which various functional units are used.
When a counter expires, without interrupting code execution, hardware in the code
core generates an Event-Triggered Message to report the event and trace data to the
partner core. Event messages are compact and low latency. To facilitate low-overhead
event reporting, Evolve draws from the on-chip, low-latency, high-throughput mesh
communication networks of tiled architectures like Raw.
1.2.2 Mechanisms for Introspective Analysis
Partner Cores receive and parse Event-Triggered Messages to analyze events and
maintain running event histories. Event messages include event-specific trace data
such as the instruction PC for a branch resolution event or the memory address for a
cache miss event. Partner cores search for trends in the traces and identify potential
for optimization.
The portion of analysis related to parsing Event-Triggered Messages is hardware-
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Figure 1-4: Evolve’s Features for Introspective Optimization. This figure classifies
Evolve’s Introspective Computing hardware and software mechanisms according to
the action(s) of the introspective optimization cycle they facilitate.
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accelerated and occurs out-of-band with respect to the analysis software. Software
event processing is performed in interrupt handlers. While the compute pipeline is
executing a handler for an event, other hardware transparently parses metadata in the
header of the next incoming event message and maps the message to an appropriate
interrupt handler. That hardware queues up interrupt requests that will redirect
the software instruction stream to the handler for the next event when processing is
complete for the current event.
Analysis is further accelerated through the incorporation of the RLU and its pro-
grammable functional units. Evolve’s RLU architecture builds upon work in integrat-
ing reconfigurable logic in a processor pipeline to enable application-specific instruc-
tions and circuits. The RLU can be used to accelerate low-level bit manipulations,
finite state machines, or even machine-learning data structures.
1.2.3 Mechanisms for Introspective Optimization
Partner Cores use analysis results to formulate optimizations in software. In general,
optimizations may either be localized to the state of the code core(s) or distributed
over the code core(s) and partner core(s). For example, analysis may optimize an
application with a specialized coprocessor engine that executes in the partner core.
The RLU may be used not only for accelerating analysis but also for accelerating
partner core coprocessor functions. RLU application-specific instructions can be com-
posed in the partner core to implement hardware-extension engines for code cores.
To facilitate dynamically evolving hardware-extension engines, the RLU exposes its
circuit configurations for self-modification. For example, a core partnership might
spawn a branch predictor in a partner core that learns an effective branch prediction
scheme for a given application running in the code core.
Either way, once an optimization is formulated, a partner core commits the por-
tion relevant to the code core in one of two ways. First, core partnerships can use ad
hoc message-passing over Evolve’s low-latency mesh communication networks; task-
specific software in the code core–possibly a sequence of interrupt handlers–interprets
an optimization message, schedules the optimization for some later synchronization
28
point if necessary, then enacts the optimization at the synchronization point. When
strict synchronization is not required, Evolve has hardware for committing optimiza-
tions transparently without interrupting execution in the code core.
For such out-of-band commit, code cores expose a simple shared memory resource-
map to partner cores. The map exposes a code core’s instructions, event counters,
RLU configurations, and other state for external modification by the partner core.
Each core contains simple logic for transparently processing requests to read and
write the resources. Partner cores issue write requests to modify state and actuate
optimizations in code cores. For example, static branch prediction bits in condi-
tional branch instructions in the code core can be modified by a partner core without
interrupting code core execution to emulate the effect of hardware branch prediction.
Together, the baseline architecture (a basic tiled multicore architecture augmented
with the RLU) and hardware mechanisms for introspection in the Partner Cores
framework comprise the Evolve architecture.
1.3 Research Approach
This work builds upon homogeneous-multicore tiled architectures, recognizing their
potential for Introspective Computing. In particular, Evolve layers support for In-
trospective Computing on top of the Raw processor architecture augmented with
the RLU. Evolve retains compatibility with Raw’s existing code base and carefully
architects the introspective mechanisms for minimal impact on the critical path.
Evolve elects to build upon an existing architecture such as Raw for code reuse
in the infrastructure packages for compiling, assembling, simulating, and debugging
applications. The major infrastructure components include ports of the following
three software packages:
• The GNU Compiler Collection, GCC
• The GNU Binary Utilities, Binutils
• The Raw Simulator and Debugger, btl
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In addition, this thesis work develops a new programming language called before-
Verilog (bV). bV is a simple Verilog-like Register Transfer Level (RTL) language
that Evolve applications natively execute as machine code. bV defines application-
specific instructions and lookup table initializations for the RLU but is otherwise an
augmented version of the assembly language of the baseline multicore architecture
with support for C-like preprocessor directives.
This thesis develops a bV compiler to generate RLU microcode from high-level
application-specific instruction definitions and to generate memory images for RLU
lookup table initializations. The bV compiler places RLU microcode configurations
and lookup table images in an application’s data segment.
Evolve applications may be specified in C, bV, the assembly language of the base-
line architecture, or mixtures thereof. In the context of the Partner Cores framework,
typical Introspective Computing software will specify application components in C.
Off-the-shelf C implementations of applications may be used. Run-time software
components may be selected from a library.
At compile time, an application may be configured to run with particular run-
time optimization components. Or, an application may explicitly manage run-time
components according to application phase. Alternatively, one may envision an OS-
level master run-time system that transparently and dynamically manages run-time
optimization components for applications, balancing system-level constraints in a way
that targets global optima.
Figure 1-5 shows a simple example of Introspective Computing software. The
software consists of a JPEG encoder application and two run-time components: a
branch predictor and a memory prefetcher. At compile time, off-the-shelf single-core
C source for the JPEG encoder is statically configured to execute in a code core
alongside the two Partner Cores run-time components. The branch predictor and
prefetcher partner core sources are drawn from an existing library and are specified
in pure bV.
In the example, run-time components were drawn from a library, but application-
specific or custom run-time components may also be defined. Software run-time
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Figure 1-5: Example Introspective Computing Software. This figure depicts an exam-
ple Introspective Computing software system that consists of a JPEG encoder applica-
tion and two run-time components: a branch predictor and a memory prefetcher. The
JPEG encoder application is statically configured to execute in a code core alongside
two partner cores. Three binaries (one for the encoder core and one for each partner
core run-time component) are generated by the compiler toolchain. The binaries are
fed to the simulator/debugger and executed.
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components are specified in C with inlined calls to bV code or they are specified in
pure bV.
As indicated in Figure 1-5, the Evolve compiler toolchain compiles application
components and run-time components agnostically, building an initial binary for each
core employed in an Introspective Computing software system. For this thesis, the
binaries are simulated in a fully-featured, cycle-accurate simulator and debugger. In
simulation just as they would on real Evolve hardware, the binaries may evolve over
time as they execute.
Initial application binaries may modify themselves. Or, the run-time components
in a piece of Introspective Computing software may continuously modify the applica-
tion binaries according to changing system conditions. Run-time component binaries
may also modify themselves, evolving specialized optimization behaviors as they learn
and gain experience.
The Evolve simulator is a full-system simulator. It supports parameterized vari-
ants of the Evolve architecture for m x n rectangular meshes, configurable cache and
memory sizes, configurable issue-width, etc. It implements a virtual machine for mod-
eling arbitrary externally-connected devices. Some typical devices include memory
controllers, DRAM, PCI devices, hard drives, and a frame-buffer.
1.4 Summary of Results
This thesis demonstrates how Evolve’s features synthesize into a versatile platform
for Introspective Computing using simulation results from four bV case studies. First,
two applications in the Software SoC domain have been carefully selected to demon-
strate Evolve’s bit-level throughput enhancements; these applications focus on the
utility of the RLU and do not use Evolve’s other introspection mechanisms. 144x and
4x throughput improvements over Raw baseline implementations are demonstrated
with single-core Evolve implementations of an 802.11a convolutional encoder and an
8b/10b block encoder, respectively.
Then, this thesis develops two software run-time optimization components for
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the Partner Cores framework in Introspective Computing. The first, the Dynamic
Partner-Assisted Branch Predictor, demonstrates the necessity for low introspective
optimization latency. Despite the fact that branch prediction is performed in software
in a partner core which is entirely separate from the code core that uses the branch
prediction, the predictor is able to handle branch resolutions at a rate of one for
every 9 instructions executed in the code core. When they are necessary, changes to
predicted branch directions are effective within a latency of just 27 instructions.
Application performance degrades gracefully if the predictor run-time component
cannot keep up in a particular application phase, and simulations suggest that fu-
ture enhancements to the RLU, the shared memory resource-map optimization ab-
straction, and core partnerships could improve throughput to one branch every 7
instructions and reduce the update latency to 20-21 instructions. The performance
characteristics of the branch predictor should be sufficient to benefit a reasonably
large class of applications running on Evolve’s in-order mini-cores.
The second run-time component is the Introspective L2 Memory System. The IL2
shows strong potential for performance and power optimizations. It demonstrates
that the silicon resources of a core may be retasked as 128KB, 4-way, non-blocking
software caches in partner cores. Cache partner cores can be logically unified into
multi-bank distributed memories. Flexible on-chip caching saves power by avoiding
driving package pins and PCB traces and by saving DRAM accesses. Multi-bank
distributed memories improve average memory latency by eliminating the bottleneck
at the memory port.
The IL2 further improves performance and reduces power by leveraging application-
specific Structure-Aware Prefetchers in the cache partner cores. Structure-Aware
Prefetchers introspectively eavesdrop on L1 miss traffic from code cores and exploit
knowledge of an application’s data structures to de-interleave future memory accesses
and schedule them in contiguous chunks to exploit the pipelined internals of DRAM
for reduced latency and reduced power consumption over random access. This thesis
develops a prefetcher for a JPEG encoder benchmark that prefetches 8x8 blocks of
pixels in an image. The pixel block prefetcher is able to eliminate 95% of the IL2
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miss cycles when running the JPEG encoder and has the future potential to improve
absolute performance in the encoder by 50%.
1.5 Thesis Organization
The Background Chapter describes the core hardware and software technologies and
research that Evolve builds upon. The Architecture Chapter details Evolve’s various
features for Introspective Computing. The Reconfigurable Logic Unit Chapter details
the microarchitecture of the RLU and quantitatively assesses its functional power.
The Infrastructure Chapter describes the Evolve compiler and simulator infrastruc-
ture, details the syntax of the bV RTL language, and presents simple examples of
bV code. The chapter on Software SoC Studies develops and analyzes the previously
mentioned 802.11a convolutional encoder and 8b/10b block encoder applications to
demonstrate the bit-level throughput enhancements of the RLU, highlighting the RLU
features that lend performance improvements.
The chapter on Run-time Component Studies develops the Dynamic Partner-
Assisted Branch Predictor and the Introspective L2 Memory System partner cores
run-time components to demonstrate Evolve’s introspection mechanisms end-to-end.
The Run-time Component Analysis Chapter summarizes the benchmark results for
the chapter on Introspective Computing Studies and takes a deeper look at the im-
pact Evolve’s various features have on performance in the branch predictor and IL2
run-time components. The Future Work Chapter lists potential architectural en-
hancements and suggests further case studies. The Related Work Chapter compares
this work to the helper thread approach and discusses several other instances of Intro-
spective Computing. Finally, the Conclusion emphasizes the key results and insights
of this research.
Several appendices provide additional useful information. Appendix A illustrates
the overhead that Message-Metadata-Triggered Interrupts save Partner Cores soft-
ware. Appendix B gives a possible implementation of a future variable shift func-
tional unit in the RLU. Appendix C gives a possible implementation of the logic
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functional unit presently in the RLU. Appendix D lists the bV RTL grammar and
gives pseudo-code for Evolve’s ISA extensions to the baseline architecture. Appendix
E demonstrates the functional power of the Evolve RLU by defining application-
specific instructions for SIMD and sub-word VLIW backward compatibility.
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Chapter 2
Background
This section discusses prior research upon which this thesis builds directly. Back-
ground work can be partitioned into four categories. The first is prior work within
the Raw group related to Software System-on-a-Chip (Software SoC or SSOC) appli-
cations. The Software SoC paradigm employs software implementations of the hard-
cores one might find in a modern SoC, leveraging the vast computational resources
of future tiled architectures. Second is David Wentzlaff’s Master’s thesis [27] which
compares performance per unit area among tiled architectures like Raw, the FPGA,
and custom ASICs for bit-level communications applications. These two categories
relate to our bit-level RLU.
Third is work related to integrating on-chip hardware-programmable logic in
general-purpose microprocessors. Finally, we discuss other work related to application-
specific instructions and processors. These two categories relate to the Evolve recon-
figurable logic hierarchy in Figure 1-3 that results from register-mapping the RLU to
expose it over Evolve’s mesh communication networks. The Evolve architecture draws
from these tools to provide a versatile platform for Introspective Computing software.
The later Related Work Chapter describes related research specific to Introspective
Computing.
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2.1 Raw Software SoC Applications
The advantages of a SoC are clear: device miniaturization by virtue of needing fewer
components, lower power by virtue of driving fewer I/O pins between chips, lower
Printed Circuit Board (PCB) design-complexity by virtue of not having to wire to-
gether multiple chips, and lower bill of materials, to name a few. To those advantages,
Software SoCs append power and performance management flexibility–especially for
those Software SoCs based on homogeneous-multicore tiled architectures. A Software
SoC based on the Raw architecture, for example, can optimize power and performance
tradeoffs by dynamically load-balancing the core resources apportioned to each SoC
sub-system to match sub-system demand or minimize power consumption. Many of
these benefits coincide with the Introspective Computing philosophy.
In prior Software SoC work, we created a software-based memory controller. David
Wentzlaff and Nathan Shnidman of the Raw group have also worked on applications
that could be classified as Software SoC though they were designed for other purposes.
Wentzlaff developed the Raw 802.11a convolutional encoder and 8b/10b block encoder
implementations that are used in two of the case studies in this thesis [27]. Shnidman
did some work on DSP codes for software radio that include Fast Fourier Transform
(FFT) and Viterbi [23]. In addition to wireless networking (convolutional encoder),
Ethernet (8b/10b), DSP (FFT and Viterbi), and memory controller functionality, the
prospect of a PCI bridge and a USB bridge have also been explored.
2.2 Bit-level Software Applications
Evolve builds on Wentzlaff’s work in bit-level computation. Wentzlaff was interested
in a performance per unit area comparison among Raw, the Pentium 4, ASICs, and
FPGAs, and developed two bit-level applications for Raw, an 802.11a convolutional
encoder and an 8b/10b block encoder [27]. In his analysis, Wentzlaff observed that the
major performance per unit area limiter for bit-level computation on general-purpose
processors is the computational grain-size mismatch between their datapaths and the
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sub-word granularity of bit-level computation.
To be fair, most modern processors support some form of datapath partitioning
for sub-word computation. SIMD, for example, adapts datapath parallelism to the
computational grain-size [15, 18, 19]. A superscalar machine supports sub-word par-
allelism by extending sub-words to words. A tiled architecture such as Raw supports
sub-word parallelism by extending sub-words to words and spreading the computation
across multiple cores. Unfortunately, bit-level computation does not always map well
to the SIMD data-parallel computation style, and extending sub-words to words as a
superscalar or tiled architecture like Raw does is wasteful of area. Furthermore, the
granularity with which SIMD adapts to computational grain-size is too coarse; when
operating on single-bit values, a SIMD unit wastes at least 7
8
of its computational
bandwidth because the minimum grain-size it supports is an 8-bit value.
Evolve attacks the grain-size mismatch dilemma by allowing the datapath to
be partitioned dynamically with arbitrarily fine and non-uniform granularity. The
amount of parallelism exactly matches the tightest possible packing of the sub-word
elements. Sub-word elements are expressed with the minimum precision they require,
and sub-words in an RLU vector need not have the same precision. In addition, the
operation between each pair or triple of RLU vector elements may be independently
chosen, avoiding the limitations of the SIMD data-parallel execution style.
Where SIMD and other architectures waste more than 7
8
of their computational
bandwidth when performing 1-bit computations, Evolve’s RLU datapath wastes none.
The RLU accelerates non-parallel bit-manipulating operations as well for all-around
improvement as later sections of this document will show.
2.3 Integrating Reconfigurable Logic in CPUs
In addition to Software SoC and Wentzlaff’s observation of the grain-size mismatch
problem in bit-level applications, the Evolve architecture draws upon the hardware-
programmable characteristics of the FPGA. Reconfigurable logic is one tool that
applications may use for on-the-fly specialization of silicon resources. The Evolve Re-
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configurable Logic Unit embodies FPGA-like capabilities, but the FPGA is less than
ideal for the needs of Introspective Computing, so the RLU is less like a traditional
FPGA than it is like a set of programmable functional units.
This section describes some of the limitations of the FPGA and some research
approaches to integrating on-chip reconfigurable logic in general-purpose processors
that addresses those limitations. The intent is for the Evolve architecture to meld the
best characteristics of the Virtual Wires [7], DPGA [4], PRISC [22, 21], and GARP
[16, 3] approaches into a flexible multicore platform for adapting silicon resources to
the specific needs of an application. As such, existing approaches address and solve
the following FPGA limitations:
1. FPGAs spread circuits over area, wiring together resources and clocking them
slower than the individual resources can be, wasting potential bandwidth [7, 4].
2. FPGAs make inefficient target substrates for general-purpose computing be-
cause circuits constructed with FPGA resources are slower than their ASIC or
full-custom equivalents [16].
3. FPGA fabrics cannot accommodate the numerous application-specific circuits
sufficiently interesting problems require [16].
The following subsections address each of these three limitations in more detail.
2.3.1 FPGAs Waste Resource Bandwidth
To realize complex logic paths, FPGAs combinationally chain together multiple lookup
table, switch, and wire resource elements. The minimum delay though the chain is
larger than the delay through a single element and determines the minimum period
of the circuit. Each lookup table, switch, or wire element along the path is only
really needed for a small fraction of the circuit period for correct circuit operation. In
general, each element is needed for the time between when its inputs arrive and when
its outputs are ready. For the rest of the circuit period, the resource is effectively
wasted.
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The Virtual Wires and DPGA research observes this fact and allows the resources
that comprise a given circuit to put their down-time to use in other circuits, or con-
texts, improving resource utilization to improve the effective capacity of FPGA fabrics
built around the concept. DPGA uses the term temporal pipelining to capture the
idea [4]. The Evolve approach is similar, supporting 32 active contexts at any given
time for its reconfigurable resources. RLU wiring and logic are pipelined, allowing
for further improvement in the utilization of computational bandwidth.
Evolve architects just a single level of wiring and a single level of logic in each RLU
that is temporally reused and arbitrarily time-multiplexed between active contexts
such that a different context can be used each cycle. Deep chains of wiring and logic
are realized using one context for each level and switching contexts each cycle in
the RLU, feeding back the output of one level to the input of the next. The RLU
pipeline hazard in the feedback process can be filled by overlapping the execution
of a second circuit or some other computation. In many cases, circuits can even be
software-pipelined over multiple Evolve cores.
2.3.2 FPGAs Make Inefficient Substrates for Processors
Reconfigurable logic has obvious potential for accelerating performance-critical sec-
tions of code on general-purpose processors; unfortunately, few popular commercial
FPGA offerings provide high-performance platforms for general-purpose computing.
The GARP papers point out why: no circuit constructed with FPGA resources is
as fast as its ASIC or full-custom equivalent [16, 3]; for the restricted set of oper-
ations that general-purpose processors support, they are much higher performance.
In addition, despite the fact that they may take multiple instructions in a processor
to compose, simple bit-level operations may be performed with higher throughput
than in an FPGA owing purely to the specialized, high-performance datapath of a
processor.
GARP took a coprocessor approach that coupled a true reconfigurable logic co-
processor core with an arbitrary processor core. One could extend the idea to a
heterogeneous-multicore scenario where some or all processor cores are coupled with
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a reconfigurable logic coprocessor core. The advantage of the coprocessor was that
it could be self-sufficient with independent access to shared memory. It could even
perform its functions out-of-band with respect to processor execution, interrupting
the processor only when a computation was finished. The GARP approach took care
to guarantee that structured-programs, libraries, context switches, virtual memory,
and multiple users could be supported for true support of general-purpose computing
[16, 3].
The PRISC approach integrated a programmable functional unit into a processor
core. One could extend the approach to a homogeneous-multicore scenario where
each core has one or a few programmable functional units in it. The functional unit
approach has the advantage of being applicable to arbitrary processor architectures
like the GARP approach does. And each programmable functional unit may be virtu-
alized so that software may time-multiplex the programmable functional unit between
multiple contexts–a facility GARP provided through reconfiguration. Reconfigurable
logic in the PRISC approach had access to memory via the register file and bypass-
ing interfaces; programmable function instructions and memory instructions could be
interleaved in code to pass data from memory to the programmable function unit.
The primary benefit of the PRISC approach generalized to multicore is that even
when reconfigurable logic wasn’t useful, one was left with a fully-functional processor.
The area cost of adding reconfigurable logic resources can be trivial in comparison to
the other structures in a processor core. In contrast, the coprocessor approach must
replicate many of those structures, and the coprocessor approach lacks control-flow.
Instead, many paths must be expanded in the fabric at once, making inefficient use of
the fabric. The PRISC approach thus provided a more flexible use of silicon resources
than the GARP approach did, providing the same support for structured-programs,
libraries, context switches, virtual memory, and multiple users as GARP did as well
[22, 21].
The Evolve architecture draws upon these contributions. Like PRISC, Evolve
integrates a set of reconfigurable logic functional units into the processor pipeline
and thus shares the same applicability to arbitrary processors, in principle; for good
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reasons, Evolve architects simple cores, but the RLU is generally applicable to other
architectures. Like PRISC, the results from one reconfigurable logic functional unit
can be fed directly into another to realize deep logic circuits. Like PRISC, the Evolve
architecture shares the advantage of defaulting to a useful general-purpose processor
core when reconfigurable logic is unnecessary. Like PRISC, Evolve shares memory-
interface and control-flow structures between the processor and reconfigurable logic
for area efficiency. Like GARP and PRISC, Evolve could provide the general-purpose
mechanisms necessary for structured-programs, libraries, context switches, virtual
memory, and multiple users1.
The Evolve architecture can replicate the functionality of either approach. It is
easy to see how this is true for the PRISC approach. For the GARP approach, Evolve
exploits its Network-on-a-Chip features to employ some cores as coprocessor cores.
Coprocessor cores can execute autonomously, synchronizing with processor cores via
low-overhead message-passing or Evolve’s Message-Metadata-Triggered Interrupt fa-
cilities. A processor core might even have multiple coprocessor cores. Like GARP
reconfigurable cores, Evolve cores have direct access to the memory system; they are
stand-alone cores after all.
2.3.3 FPGAs Are Too Small For Application Acceleration
For using reconfigurable logic for application-specific accelerators, the capacity of
practically-sized FPGA fabrics is seldom large enough to accommodate the numerous
application-specific circuits a sufficiently interesting problem would require. Stated
more accurately, because FPGAs are meant to be extremely infrequently configured,
most software circuits would need to occupy the FPGA fabric at once, despite the
possibility that not all may be needed at a given time. This constraint is what
fundamentally exhausts the available FPGA resources. Multi-tasking environments
time-share computational resources between applications and switch contexts too
rapidly for conventional FPGA reconfiguration rates.
More intelligent approaches to reconfigurable logic provide graceful mechanisms
1Virtual memory should be added to Evolve cores to do so.
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for swapping circuits in and out of a pool of active circuit contexts. To be fair,
some FPGAs do provide partial-reconfiguration mechanisms. But most are still too
slow for the needs of general-purpose computing. In the case where a single applica-
tion needs more circuit contexts active at a given time than will fit in reconfigurable
resources, fast partial reconfiguration times become even more important. DPGA,
GARP, and PRISC all provide some lower-latency form of partial reconfiguration.
Some approaches are faster than others, sometimes owing to the amount of recon-
figurable logic present. Some approaches allow finer-grained reconfigurations than
others. But all are sufficient.
To the facilities that DPGA, GARP, and PRISC have demonstrated, Evolve adds
single-bit reconfiguration granularity with word-width and cache line granularity pos-
sible too, of course. While it might be overkill for partial reconfiguration, single-bit
reconfiguration turns out to be useful in the context of Introspective Computing for
allowing software to make minor optimizations to itself as it’s running. Minimizing
the latency of self-modification allows one to do interesting things. For Evolve’s com-
pact RLU configurations, optimizations are likely to require small changes that are
much more efficiently performed by addressing single-bits in the configuration.
2.4 Application-specific Instructions or Processors
The Evolve architecture uses application-specific instruction set extensions as yet
another tool for Introspective Computing. In fact, the contexts used by Evolve’s
RLUs are a form of application-specific instruction. There are a couple of approaches
that are similar to the one the Evolve architecture employs. As previously alluded to,
the PRISC research statically defines and compiles application-specific instructions
to accelerate critical loops of general-purpose applications.
Unfortunately, the PRISC approach only practically scales to a few custom in-
structions in each core at any given time [22, 21] whereas Evolve supports 32 (or
more) active custom instructions at any given time. While each PFU in the PRISC
approach is configured for a single custom instruction, the Evolve RLU resources are
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configured per-cycle, allowing them to be time-multiplexed between active contexts.
Tensilica, a privately held company incorporated in 1997, markets configurable
processors for heterogeneous multicore SoC designs. They supply various tools to
define application-specific instructions and even automatically synthesize customized
processors from C or C++ code that exactly match the register, memory, and com-
putational grain-size needs of the specific application they are built for. They have
developed the Tensilica Instruction Extension language (TIE) which allows designers
to extend their configurable processors by specifying high-level functional descriptions
of instructions that effectively get synthesized into an arbitrary number of functional
units for the configurable processor [26].
At the surface level, the Evolve approach is similar in that applications define
custom instructions in a simplified RTL called before-Verilog that is synthesized into
firmware for configurable functional units. The bV syntax for programming those
units and the TIE syntax have much in common. Both define application-specific
instructions at a high-level, and both are conducive to integration in other languages
such as C or C++ for convenience via macros or inlined function calls.
The biggest difference in the Evolve approach is not in the specification language;
it is in the architecture of the configurable functional units. Whereas Tensilica’s
units are meant to be configured at design time, Evolve’s programmable units sup-
port on-the-fly reconfiguration for a completely dynamically-defined instruction set
that can change according to program phase or even evolve over time. The potential
for dynamically-optimized instruction sets, and in particular, dynamically-optimized
application-specific circuits lends more handily to the Introspective Computing phi-
losophy.
Furthermore, unlike the PRISC and Tensilica approaches, Evolve’s support for
custom instructions and circuits virtualizes to an arbitrary number of them through
configuration caching and the multi-level memory hierarchy that general-purpose pro-
cessors enjoy. Virtualization and on-the-fly reconfiguration embody a much more
flexible and homogeneous solution for accelerating arbitrary applications instead of
one specific one. The homogeneous approach enables efficient dynamic management
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of copious silicon resources under time-varying conditions in a system environment.
Statically-architected heterogeneous elements cannot, in general, be retasked.
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Chapter 3
The Evolve Architecture
This section gives a high-level overview of Evolve followed by a summary of its baseline
architecture. The baseline consists of a basic tiled multicore architecture augmented
with an RLU in each core. This section then details Evolve’s features for the Part-
ner Cores Introspective Computing framework. The Partner Cores mechanisms are
organized in three sections that correspond with the observation, analysis, and opti-
mization actions of the introspective optimization cycle. Then, this section describes
a few secondary features that help minimize the software overhead and latency of
introspective optimization. Details of the Reconfigurable Logic Unit may be found in
Chapter 4.
3.1 Evolve Architecture Overview
Evolve is a tiled multicore architecture designed for self-aware, introspective software.
It facilitates Introspective Computing via the Partner Cores framework. Partner cores
observe, analyze, and optimize execution in code cores in a continuous introspective
optimization cycle.
Evolve attempts to maximize the effectiveness and flexibility of core partnerships
by pipelining the actions of the introspective optimization cycle over a mixture of
hardware and software elements. Evolve’s Partner Cores mechanisms are summarized
and organized in Figure 3-1 according to the introspective actions they facilitate.
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Figure 3-1: Evolve’s Features for Introspective Optimization. This figure classifies
Evolve’s Introspective Computing hardware and software mechanisms according to
the action(s) of the introspective optimization cycle they facilitate.
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Observe For observation, Evolve employs a set of configurable performance / event
counters to collect execution statistics. At some configured granularity, events trig-
ger out-of-band messages to report traces from code cores to partner cores. Event
counters monitor such things as cache evictions, branch resolutions, pipeline stalls,
and even the frequency with which various functional units are used.
Analyze For analysis, partner cores contain hardware for Message-Metadata-Triggered
Interrupts. The hardware parses event messages out-of-band saving the overhead of
doing so in software. Via software, partner cores collect trace histories and analyze
them for trends to identify potential optimizations. Partner cores employ a Recon-
figurable Logic Unit in analysis to accelerate machine learning data structures, finite
state machines, or low-level bit-manipulation.
Optimize For formulating optimizations, partner cores use basic or RLU-accelerated
software. The RLU may also implement the optimization, extending the hardware
of a code core in coprocessor fashion. RLU coprocessors may auto-evolve, specializ-
ing over time. Once an optimization is formed, partner cores may synchronize the
optimization with code cores via ad hoc message-passing protocols. Or, a partner
core may send a background shared memory message to a code core to modify its
state via an externally-exposed memory-map of the core’s resources. Hardware in the
code core processes shared memory requests out-of-band, committing optimizations
transparently.
3.2 The Baseline Evolve Multicore Architecture
As Section 1.1 explained, Evolve is a homogeneous-multicore tiled architecture aug-
mented with an RLU in each core. Evolve employs a Network-on-a-Chip architec-
ture, incorporating four low-latency, routed, point-to-point mesh communication net-
works with register-mapped I/O as Figure 3-2 illustrates. The mesh networks may be
used for low-overhead dynamic message-passing or for statically-orchestrated 32-bit
operand transport for coordinating application parallelism across multiple cores [25].
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Figure 3-2: Evolve Architecture Overview. The figure depicts an example 16-core
Evolve system, zooming in on one core and then the compute pipeline within it. Hard-
ware mechanisms particularly relevant to Introspective Computing are highlighted in
yellow. R1 and R2 are stages of the Reconfigurable Logic Unit.
Evolve supports vector sub-word and bit-level parallelism within each core via
the Reconfigurable Logic Unit. For the cause, the RLU is used in a SIMD or sub-
word VLIW backward compatibility mode. Appendix E gives a library of SIMD and
sub-word VLIW application-specific RLU instruction definitions.
The RLU can be configured for arbitrary bit-level computation as well, but Evolve
has dedicated instructions for a few common bit-manipulating operations. As men-
tioned, Evolve is backward compatible with the ISA of the MIT Raw processor which
is similar to the MIPS R4000 ISA [17] (albeit with support only for the 32-bit op-
erating mode). Evolve’s bit-level extensions are inspired by Raw’s. Three especially
useful ones are clzo, popco, and rlm. Raw’s rlm extension was inspired by variants
in the PowerPC ISA [18]. For full details of Evolve’s baseline ISA, refer to the Raw
specifications document [24], but the clzo, popco, and rlm instructions operate as
follows.
clzo See Figure 3-3. Among other things, this instruction can be used to implement
a priority encoder. Using a 1-hot representation and assigning high-to-low priority
from the most significant bit to least significant bit, the operation calculates a 6-bit
code for the highest priority bit that is set. The 6-bit priority code is mapped into a
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Figure 3-3: Count Leading Zeroes and OR. This figure shows the instruction encoding
for the clzo bit-level Evolve instruction.
Figure 3-4: Population Count and OR. This figure shows the instruction encoding for
the popco bit-level Evolve instruction.
Figure 3-5: Rotate Left and Mask. This figure from [24] shows the instruction en-
coding for the rlm bit-level Evolve instruction.
Figure 3-6: Other Powerful rlm Variants. This figure from [24] shows the instruction
encoding for the rlmi and rlvm bit-level Evolve instructions.
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jump table by ORing in an appropriately aligned jump table start offset. A special
jrw instruction is used which jumps to the instruction address specified in bits 29:0.
clzo can accelerate run-length encoding algorithms as well; runs of set bits can be
detected by complementing the data and checking for runs of zeroes.
popco See Figure 3-4. Among other things, this instruction can be useful for deter-
mining parity, for sideways arithmetic, or for checking a bit-vector to see how many
flags are set. An appropriately aligned jump table start offset may be ORed in given
careful consideration; the result should be used with the jrw instruction.
rlm See Figure 3-5. The rotate-left-and-mask instruction does exactly what one
would expect; given an input register, a rotation amount, and a 32-bit mask specially
encoded to fit in the normal 32-bit instruction word, rotate the input by the specified
number of bits then apply the mask, putting the result in the destination register. rlm
also exists in the rrm variant for rightward rotations. rlm can be used for bit-testing
single bits or groups of bits in a bit-vector. It can also be used for the CISC-like
fusion of shift and mask operations.
rlmi, rlvm See Figure 3-6 for two extensions of the rlm instruction. rlmi is similar
to rlm but it sources a second input register and inserts its contents into the result
wherever the other input’s rotated bits were masked away. This can be used to
perform a restricted form of bit-concatenation. rlvm is also like rlm but it sources
a second input register that specifies a variable shift amount. Variants of these two
instructions include rrmi and rrvm for rightward rotations.
3.3 The Evolve Observation Mechanisms
This section details Evolve’s hardware mechanisms for monitoring code execution.
They include: event / performance counters and out-of-band Event-Triggered Mes-
sages.
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3.3.1 Event / Performance Counters
Each Evolve core contains a set of 16 configurable event counters. Each event counter
monitors a different aspect of execution. For example, counters count such things as
cache write-backs, cache fills, cache stall cycles, cache misses, execution of conditional
jumps or branches, branch mispredicts, execution of instructions in general, stall cy-
cles in the static switch coprocessor, and various statistics related to communication
network traffic. Most counters are multi-purpose, supporting slight behavioral varia-
tions.
Event counters are implemented as trigger modules that contain settable 32-bit
counters. The counters count down on each occurrence of the event they are config-
ured for. The value to which the counter is initially preset determines the granularity
with which its event is monitored. When a counter transitions from 0 to -1, it can
trigger an interrupt if desired. As will be explained shortly, the transition may alter-
natively cause the core to send a message to a partner core. Setting a counter to 0
reports every occurrence of the event; setting a counter to 99, for example, reports
100 occurrences of the event on the 100th occurrence.
Microarchitecturally, the 0 to -1 transition causes the trigger module to assert and
hold its trigger until its counter is next set. A status register exposes the state of
each event counter’s trigger line, and the trigger lines of any event counters that are
enabled are ORed together into a single bit in another status register. That status
register bit causes the processor to take an interrupt if event interrupts are enabled
or to send a message to a partner core if a partnership is enabled.
An event counter interrupt handler must check the event counter trigger lines
in the status register to determine which event counter caused the interrupt. That
counter’s configuration is read out of another status register to determine which spe-
cific event caused the interrupt. For events that result from the execution of an
instruction, the instruction PC is passed to the event handler via another status
register. This allows the handler to perform per-instruction analysis or reporting.
Incidentally, Evolve also supports a mode for focusing on a single instruction PC,
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discarding would-be events from other instructions.
For introspective optimization, the event counter interrupt handler option repre-
sents a pure software solution. The handler manually parses the event and updates
an execution trace. The same handler may perform all three actions in the introspec-
tive optimization cycle at once. The interrupt handler may alternatively oﬄoad the
burden to a partner core using some ad hoc message-passing protocol.
3.3.2 Out-of-band Event-Triggered Messaging
The pure software interrupt scheme for optimization is flexible but can be high-
overhead. For introspective optimizations that impose hard optimization deadlines,
the latency of taking interrupts, saving off register state, and restoring register state
is too high. For optimizations such as branch prediction, any overhead at all in code
execution negates the benefit in the first place. For this reason, Evolve cores have
hardware support for transparently oﬄoading to partner cores the burden of observa-
tion and collecting traces. Out-of-band Event-Triggered Messages avoid interrupting
code core execution.
Figure 3-7 shows the Event-Triggered Message hardware. Each event counter
from the previous section is coupled with a configurable state machine for forming
an event message when the event counter expires, transitioning from 0 to -1. These
state machines operate autonomously with respect to the compute pipeline and thus
do not generally interrupt code execution.
When an event in the code core triggers a dynamic message, the rest of the core is
temporarily locked-out of using the memory dynamic network (or if in use, the event
will seize control as soon as it is free), and the event message is sent to the partner
core1. The event counter is reset to some pre-configured value. When the Event-
Triggered Message completes, the memory-dynamic network is unlocked. Meanwhile
processor execution has not ceased and the event counters continue to be decremented.
1Some form of deadlock-recovery hardware should be added to the memory dynamic network as a
fail-safe. Or, perhaps all Partner Cores messages should be provided a separate, dedicated network,
keeping the memory dynamic network provably deadlock-free. This new network could use the same
deadlock-recovery mechanisms the general dynamic network employs.
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Figure 3-7: Hardware for Event Reporting and Parsing. This figure shows Evolve’s
hardware for Event-Triggered Messages (ETM) and Message-Metadata-Triggered In-
terrupts (MMTI). ETM is used in a code core to report traces to a partner core.
MMTI is used in the partner core to parse incoming event messages to distinguish
between various event message types. ETM couples 16 event counters with con-
figuration registers and state machines for generating trace messages. Simple logic
arbitrates between outstanding events in order of occurrence. MMTI tracks message
headers in a message parser, looking for usr field metadata values for which inter-
rupts are enabled. When enabled, the usr field is used to retrieve an interrupt vector
from special-purpose registers. The interrupt vector is inserted into a request queue
that will redirect the PC to a handler for the event when previous events have been
processed.
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Figure 3-8: Event-Triggered Message Configuration Register. This figure shows the
fields of an event counter’s configuration register. The fields specify the destination
and contents of the counter’s event message. They also specify the counter reset
value.
In the case that another counter has expired, that counter generates a message, and
so on in the style of interrupts.
To define the behavior of each state machine, each event counter has an extra
configuration register. These configuration registers were shown in Figure 3-7. Fig-
ure 3-8 details the contents of the configuration registers. Each configuration register
holds the relevant metadata needed to form a dynamic message header from a code
core to a partner core including the offset of the partner core in the mesh and a usr
field the partner core can use to distinguish between different events. The configura-
tion register also contains a field for a counter-reset value. This controls the value the
counter is reset to when the counter expires. The remaining fields of the configuration
register program the contents of the event message.
In general, the format of the message generated by each event counter varies.
All state machines do share a commonality however. They all possess the ability to
gracefully drop event messages if there is insufficient room for the message in the
core’s network output FIFO. They all possess the ability to send or not send a copy
of the header in the message payload and send or not send the instruction PC in the
message payload. Sending the header in the message payload is useful because the
header contains metadata indicating which core sent the message, allowing a partner
core to serve and distinguish between multiple code cores.
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The meaning of the remaining configuration bit is specific to a particular event
counter and controls which trace data is sent in an Event-Triggered Message. For
example, for the cache-related events, it controls whether or not the address is sent
out. For the branch-related events, it controls whether or not the actual 32-bit branch
instruction is sent out in the message so that a partner might modify the static branch
prediction bit in the branch instruction and write it back to the code core’s instruction
memory.
Some event counters pass information through the usr field in the event message
header. For example, the event counter that reports when a conditional jump or
conditional branch has been resolved also indicates whether or not the jump or branch
was taken. Encoding the two possibilities requires a 1-bit value that is added to the
usr field template stored in the configuration register to form the actual usr field
value sent in the message header. The extra information in the header is used in
conjunction with Message-Metadata-Triggered Interrupts in partner cores which will
soon be discussed. When the extra information is not needed, nothing is added to
the usr field.
3.4 The Evolve Analysis Mechanisms
This section details Evolve’s hardware mechanisms for collecting and analyzing exe-
cution traces to identify potential optimizations. They include: Message-Metadata-
Triggered Interrupts and the Reconfigurable Logic Unit.
3.4.1 Message-Metadata-Triggered Interrupts
When a partner core receives an Event-Triggered Message from a code core, which
event caused the message is encoded by the usr field. Evolve cores have hardware
support for parsing incoming event messages via Message-Metadata Triggered Inter-
rupts. The hardware effectively performs a 16-way case statement to redirect program
execution to code for handling each case. The parsing hardware operates concurrently
with respect to normal execution in the partner core, and interfaces to software via
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an interrupt request queue.
Partner cores process events in interrupt handlers. When processing for one event
interrupt is complete, the next entry in the interrupt queue directs program flow to
the event handler for the next event. The parsing hardware and interrupt handler
software effectively form a pipeline that overlaps parsing events with the real analysis
going on in software, hiding the latency of the case statement.
Microarchitecturally as shown in Figure 3-7, Evolve maps a 4-bit usr field value in
a dynamic message header (see Figure 3-10) to one of 24=16 interrupt vectors so that
when an incoming message has a usr field value for which an interrupt is enabled, the
processor takes an interrupt, jumping to the handler PC stored in the corresponding
vector. Effectively, this is the same as a software jump table. Software jump tables
have surprisingly obnoxious overhead as Appendix A illustrates.
3.4.2 The Reconfigurable Logic Unit
As Section 1.1.2 explains, each Evolve core has an RLU for sub-word and bit-level
parallel execution. The RLU is a hybrid SIMD and sub-word VLIW unit that op-
erates on 32-bit vectors of elements with arbitrary and non-uniform precision. Like
SIMD, the amount of parallelism the RLU may exploit each cycle adaptively matches
the number of elements that can be packed together in a vector. Like VLIW, the op-
eration performed between each pair or among each triple of vector elements may be
independently chosen. The RLU also, more generally, facilitates bit-level computation
and random logic.
A software-defined instruction specifies the particular set of parallel sub-word or
bit-level operations the RLU performs in a given cycle. Partner cores may define
application-specific instructions to accelerate finite state machines, machine learning
data structures, or general low-level bit-level computation for analysis. The RLU’s
random logic capabilities can be useful for flattening multiple analysis steps into a
single operation to minimize the software latency of analyzing traces and identifying
potential optimizations.
The lookup table memory in the RLU may also be employed in a scratchpad-style
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configuration. As Section 3.6.2 will show, Evolve provides a hardware-accelerated
API for configurable double-ended queues that use the RLU scratchpad. Analysis
may use the RLU indirectly for stacks, variant queue data structures, and even for
pipes for communication between analysis interrupt handlers and an optimization
foreground thread. For example, analysis interrupt handers may implement a cache
controller that dumps miss addresses into a FIFO for use in a foreground memory
prefetching thread. The Reconfigurable Logic Unit will be detailed fully in Chapter 4.
3.5 The Evolve Optimization Mechanisms
This section details Evolve’s hardware mechanisms for formulating and actuating op-
timizations. They include: the Reconfigurable Logic Unit, the partnership-exposed
shared memory resource-map, and out-of-band optimization commit. The resource-
map and out-of-band commit mechanisms are integrated, so they are discussed si-
multaneously.
3.5.1 The Reconfigurable Logic Unit
As Section 1.2.3 explains, the RLU may be used not only for accelerating analysis,
but also for optimization. The RLU may be used to accelerate the computational
process of formulating an observation. Or, partner cores can use their RLU much like
an FPGA fabric for hardware extensibility, acting as application-specific coprocessors
for code cores.
The RLU microarchitecture explicitly exposes its configurations for read and write
access, allowing software-defined instructions and circuits to be dynamically modified.
Partner cores may exploit techniques in self-modifying code to evolve coprocessors
over time for specialized behavior. For example, a core partnership might spawn a
branch predictor that learns an effective branch prediction scheme for a given appli-
cation. The RLU microarchitecture will be fully detailed in Chapter 4.
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3.5.2 Out-of-band Optimization Commit
As illustrated in Figure 3-9, each Evolve core supports background modification of the
resources within it via a shared memory engine. The demux logic checks message types
in the usr field of memory dynamic network message headers and delivers messages
relevant to shared memory to the shared memory engine2. The shared memory engine
parses incoming messages and performs the read, write, or touch actions they specify.
The shared memory engine exposes a memory-map of the state within a core for
external modification by other cores. In the context of the Partner Cores framework,
partner cores may send shared memory write requests to the shared memory engine in
a code core to cause the code core’s state to be modified. In general, shared memory
requests are handled without interrupting execution in the compute pipeline. In
this way, partner cores use the shared memory abstraction to commit optimizations
out-of-band in code cores.
Among the state elements that the shared memory engine in a code core exposes to
its partner(s) are the instruction memory, the switch memory, the RLU lookup table
memory, the RLU configuration memory, the event counter configuration registers,
and a few other elements. Presently, the data cache is not exposed but will be in the
future3.
Partner cores can thus, for example, rewrite code core binaries, evolve RLU copro-
cessors in code cores and patch them into the code core binary, or dynamically and
transparently manage partnerships in the code core for plug-and-play run-time opti-
mization components. For plug-and-play run-time components, partner cores tweak
Event-Triggered Message configurations and event counters in the code core to vary
which events are being monitored and reported; partner cores may also tweak to
which cores events are being reported.
Specifying the exact memory-map for the shared memory engine in detail is not
particularly interesting, but there is one salient point to convey. Some state elements
appear multiple times in the memory map. In particular, the RLU lookup table
2The demux logic is actually integrated into the routers to save latency.
3The memory-map may need to be accordingly extended to an address space larger than 32 bits.
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Figure 3-9: The Message Demux Logic and the Shared Memory Engine. This figure
depicts the interface between the communication networks and the hardware for com-
mitting optimizations out-of-band. The message demux logic directs shared memory
messages to the shared memory controller. The shared memory controller interprets
the messages to read or write the state resources within the core. For a read, it
generates a reply message that is sent back through the network.
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memory appears once for writing four bits at a time to each of eight banks, and
once for writing 32 bits at a time to one particular bank; when only one bank needs
modification, the external partner core can modify just that bank. Figure 4-12 in
the Reconfigurable Logic Unit section shows the 32-bit write port in each bank that
facilitates this operation.
In general, the shared memory controller and the resource-map allow for partial-
reconfiguration in code cores by partner cores without interrupting code core execu-
tion, but there do exist situations in which resource conflicts must stall the processor.
The RLU configuration cache and table memories have independent read and write
ports that avoid resource conflicts in most cases4, but many of the resources within
an Evolve core do not. Presently, the control logic for each structure in an Evolve
core uses simple round-robin arbitration to alternate between serving the needs of the
shared memory hardware and the needs of the processor.
For externally-exposed resources that belong to some form of cache structure,
shared memory accesses have the following behavior. Should an optimization message
attempt to write to an RLU configuration that is not in the configuration cache, for
example, the configuration cache will take a cache miss and bring the configuration in
before the partner’s modifications are committed to it. Configuration cache misses are
non-blocking, but will stall the processor if an RLU instruction is decoded during a
configuration-cache miss that needs the configuration currently being retrieved. The
behavior is similar for the other caches.
This capability allows a partner core to run-ahead of code-core execution in the
style of helper thread memory prefetching to hide the latency of swapping application-
specific instructions in and out of the RLU configuration cache from the data cache
or potentially main memory. All the partner must do to accomplish this is attempt to
read the first word of a given configuration. Evolve supports a shared memory touch
operation that returns no reply and accomplishes the same goal. In the future, this
touch operation may be exploited for prefetching cache lines into the data cache.
4A banking scheme may be more area-efficient and provide a similar advantage.
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3.6 Additional Enhancements for Introspection
In addition to out-of-band Event-Triggered Messages, Message-Metadata-Triggered
Interrupts, the RLU, and the out-of-band shared memory engine, each Evolve core
provides a few additional architectural enhancements for the introspective optimiza-
tion cycle. This section details configurable header delivery, hardware-accelerated
queue mechanisms, facilities for self-modifying code, facilities for single-bit fine-grained
partial reconfiguration of the resources within a core, and facilities for fast coarse-
grain reconfiguration of the RLU with direct cacheline transfers.
Configurable header delivery allows the dynamic routers in a core to forward the
header metadata to the processor core in addition to the payload; ordinarily, the
header would be discarded. For latency-sensitive applications, this allows processing
of an incoming message to begin a cycle earlier. This feature helps reduce the software
latency of collecting code core execution traces in partner cores for the observation
action of the introspective optimization cycle.
Hardware-accelerated queue mechanisms provide a hardware API for configurable
double-ended queues. Enqueue and Dequeue operations complete in a single cycle.
Within a core, queues may be used as a pipe between interrupt handlers and a
foreground thread. Or, in the context of the Partner Cores framework, queues may
be used in partner cores to accelerate stacks or other data structures to reduce the
software overhead of the analysis action of the introspective optimization cycle.
Self-modifying code allows partner core run-time components to dynamically evolve
application algorithms or network communication patterns, exploiting run-time feed-
back not available at compile time. Independent read- and write-ports in the processor
and static switch coprocessor instruction memories of each core enable partner cores
to make code modifications in code cores without interrupting code core execution5,
reducing the overhead of the optimization action of the introspective optimization
cycle.
Single-bit fine-grained partial reconfiguration uses bit-grain write masks in the
5It could be possible to use a banking scheme which may be more area-efficient.
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Figure 3-10: Dynamic Message Header. This figure from [24] details the contents of
a dynamic network message header. The header specifies route information including
the source and destination in the mesh, the message length, and some user-defined
metadata.
write-ports of the RLU resources within a core for masked writes. Masked writes
allow state to be modified as little as one bit at a time, saving the software overhead
of first reading the contents of a resource and patching in the modifications. Single-bit
partial reconfiguration encourages continuously evolving engines in the optimization
action of the introspective optimization cycle.
Direct transfers between the data cache and the RLU are used for RLU config-
uration caching and swapping data in and out of the RLU lookup table scratchpad
memory. The 256-bit interfaces minimize the number of cycles it takes to swap in
or out application-specific instructions or lookup table partitions. The low penalty
encourages liberal use of application-specific instructions and lookup tables which,
in turn, reduces software overhead in the analysis and optimization actions of the
introspective optimization cycle. Each of the mechanisms will now be described in
more detail.
3.6.1 Observation: Configurable Header Delivery
As mentioned, this feature is useful for reducing the latency of processing incoming
messages. It thus reduces the latency with which partner cores collect code core
execution traces in the observation action of the introspective optimization cycle.
Ordinarily, the first payload word of a message includes software-defined metat-
data that an application uses to differentiate between the various message types it
expects to receive. In addition to message type, metatdata may also include the mesh
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offset of the core the message originated from. The metadata is typically extracted
from the first payload word and used in conjunction with a jump table to jump to
code for processing that particular metadata combination. Dynamic network mes-
sage headers often already include much of this metadata; when the header metadata
would be useful, delivering it to the processor allows message processing to begin one
cycle sooner. Incidentally, configurable header delivery may be used in conjunction
with Evolve’s metadata-triggered interrupts.
Figure 3-10 details the dynamic message header contents. As the figure shows,
the length of the message, four software-defined usr bits, and the x and y offsets of
the sender can be extracted from the message header. The abs Y and abs X fields
specify the destination core of a message.
3.6.2 Analysis: Hardware-Accelerated Queues
Evolve provides a hardware API for configurable double-ended queues. Hardware-
acceleration for queue and derivative data structures reduces software overhead in the
analysis action of the introspective optimization cycle where these data structures are
likely to be used for analyzing code core execution traces. This discussion highlights
high-level API functionality and details the hardware implementation.
The queues are implemented as circular queues of 32-bit elements, and they pro-
vide flexible error handling. In particular, the API uses a simple functional unit for
manipulating head and tail pointers for enqueue front, enqueue back, dequeue front,
and dequeue back operations. Additional operations include status functions such as
getting the number of elements in the queue and initialization functions that configure
queue state for initial use.
Each queue is mapped into the configurable 16KB (4K-word) scratchpad memory
of the RLU. Refer to Chapter 4 for more details about the scratchpad memory. Two
32-bit configuration registers are required to encode the mapping and some additional
state (refer to Figure 3-11). Depending on the error policy, a third 32-bit register
for a handler PC might also be required. In general, queues are striped across the
scratchpad memory with power-of-two stride starting from a more-or-less arbitrary
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Figure 3-11: The Evolve Queue Configuration Format. This figure shows the contents
of the configuration and state registers that control the behavior of Evolve’s queue
unit and hold the circular queue state.
offset rather than stored contiguously from an offset. Queue sizes are restricted to
powers-of-two. The combination of these two minor restrictions sufficiently limits the
complexity of manipulating head and tail pointers in the context of double-ended
queue operations such that they can be accomplished in a single cycle with simple
logic.
In general, configurable stride allows some complicated mappings of queues into
the scratchpad memory, but they are hard to wrap one’s mind around. They either
require careful consideration or automation by the compiler. With that said, the
following discussion assumes that the stride is unit-stride; in this degenerate case,
queues happen to map contiguously in memory, allowing for human-readability.
Figure 3-12 approximates the pointer-updating portion of the queue unit. The
actual queue unit implementation has a small amount of additional hardware for
performing its other-ended duals and returning the number of elements in a queue.
As Figure 3-11 illustrates, the queue functional unit operates on a tail pointer, a head
pointer, some policy bits that define the queue’s error handling protocol, a mask field
for wrapping the pointers, a fill field for inserting offset-related constant bits, and a
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Figure 3-12: Approximating the Evolve Queue-Pointer-Updating Unit. This figure
approximates the hardware in each Evolve core that implements the queue API. It
illustrates how the various fields in the queue configuration registers are used to
update circular queue pointers.
shamt field which encodes the stride as powers-of-two.
Referring to Figure 3-12, unit-stride creates a constant-value for the second adder
input. ’1’ is always added to or subtracted from the appropriate pointer given the
specific queue operation. Conceptually, a mask is applied for wrapping the pointer
result back to the start of the queue memory when the boundaries are reached. Since
queues have power-of-two sizes, the modulo operation can be performed with a simple
AND operation. The fill bits are used to fill in the high-bits of the pointer to map
the queue into some range of memory in the scratchpad. The masking and filling
operation is folded into a single mux operation in the figure. The degenerate case
with unit stride constrains queue mappings such that they align to a multiple of a
power of two.
Consider the example where a 512-element queue is mapped into the scratchpad
starting at word-address 0xC00. The scratchpad range from 0xC00 to 0xDFF is
allocated to the queue. The following configuration settings accomplish the desired
mapping: shamt=0x0, fill=0xC00, mask=0x1FF. Consider the wrapping end-points.
When a pointer transitions from 0xC00 to 0xBFF, themask chops that value to 0x1FF
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and the fill ORs in 0xC00, giving 0xDFF as required. When a pointer transitions
from 0xDFF to 0xE00, the mask chops that value to 0x000 and the fill ORs in 0xC00,
giving 0xC00 as required.
The queue unit includes a function that provides facilities for initializing queue
configurations to help guard somewhat against the following possibility, but it is
possible to provide an invalid configuration to a queue. The mask, fill, and shamt
configurations must all be consistent for wrapping to work properly. In the degenerate
case with unit-stride, the constraint is that shamt=0, mask contain a single run of
set bits, and that fill cannot set any bits that mask allows to change. There might
be other possibilities as well.
As alluded to, queue operations support various error-handling policies. Policies
follow two modes: safe and lossy. Safe mode uses the extra 32-bit register as the
PC of an error handler. In safe mode, an attempt to enqueue a value in a queue
that is full causes the processor to jump to the instruction specified by the error
handler configuration. Similarly, a dequeue operation on an empty queue jumps
to the handler. In lossy mode, enqueue operations support two policies: bias old
and bias new. The bias old policy aborts the enqueue operation, discarding the value
that was to be inserted. The bias new policy overwrites the oldest value in the queue.
When a queue is being used as a double-ended queue with the bias new policy, the
value furthest from the end the enqueue operation is being attempted for is discarded.
Dequeue errors in lossy mode currently result in undefined behavior.
As mentioned, Evolve’s queue unit requires two or possibly three registers worth
of configuration input. In addition to configuration input, enqueue operations must
provide 32 bits worth of data. A total of 128 bits may be needed. In the worst case, a
total of 64 bits may be generated (32 bits for queue data, 32 bits worth of queue state
update). There are two obvious solutions to this problem: add additional ports in
the general-purpose register file or architect another register file. Evolve implements
a second 2-read-port, 1-write-port, register file of 32 32-bit registers to keep queue
configurations from exacerbating capacity issues in the main register file.
Normal instructions cannot use the second bank of registers; in fact, the second
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Figure 3-13: The Auxiliary Register File. This figure shows the pipeline interface
of the queue unit to the auxiliary register file. The queue unit sources up to two
registers from the general-purpose register file and two from the auxiliary register
file. It writes up to one register to each.
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bank of registers is exception-unsafe to save on bypass logic; this can obviously be
changed if so desired. In that sense, the new register file is special-purpose. However,
its registers have no fixed functions. This allows software to utilize them for custom
purposes such as auxiliary space when the general-purpose register file is full instead
of spilling data to memory.
As illustrated in Figure 3-13, queue instructions access the first two configuration
registers from the second register file and source potential enqueue data and potential
error handler PC from the general-purpose register file. All of the state that queue
operations modify frequently is conveniently located in the same configuration reg-
ister, so queue instructions use the write-port of the general-purpose register file to
write-in dequeued data and the write-port of the second register file to update the
relevant queue state.
Incidentally, the exact behavior of the queue unit’s hardware implementation is
exposed so that libraries may be developed for additional queue operations such as
growing queues, shrinking queues, or re-mapping and moving queues in the scratchpad
memory for dynamically allocating or deallocating queues. The scratchpad lookup
facilities of the RLU accelerate those operations.
3.6.3 Optimization: Self-Modifying Code
As previously mentioned, the Evolve architecture explicitly exposes the compute pro-
cessor and switch coprocessor instruction memories for external or intra-core self-
modification. Applications may dynamically evolve algorithms or network commu-
nication patterns, exploiting run-time feedback not available at compile time. This
encourages interesting optimizations in the introspective optimization cycle.
For example, one may envision a run-time system that starts with an application
that is naively parallelized through a dynamic message-passing abstraction like MPI
but then observes communication patterns and infers a way to transform dynamic
messaging into statically-orchestrated messaging to optimize message routing and
reduce network contention.
The run-time system may even be able to speculatively statically-schedule intrin-
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sically dynamic communication in situations where dynamic messages follow regular
patterns. The previously-mentioned event and performance monitors provide feed-
back from which communication patterns and network traffic may be inferred for the
cause.
To facilitate this sort of dynamic self-modification, the processor and switch co-
processor instruction memories within each Evolve core have independent read and
write ports. The out-of-band Partner Cores shared memory controller can be used
to specialize a block of processor or switch instruction memory without interrupting
code execution.
3.6.4 Optimization: Single-bit Reconfiguration
Both the RLU configuration cache and lookup table memory support masked writes
in addition to normal writes, allowing code to modify a portion of the word at a
specified offset rather than all 32 bits. Write-masks specify a mask bit for each of the
32 write-bits, enabling reconfiguration as fine-grained as a single bit. This encourages
frequent and continuous modification of RLU circuits for interesting auto-evolving
optimizations.
To use masked-write reconfiguration, software defines an application-specific in-
struction that specifies the write-data, a word-address, and a bit-mask from 64 bits
of register input. Masked-write reconfiguration uses the RLU because the functional
power of the RLU allows it to flatten permutative computation for generating the
write-address, the data, and the bit-mask into a single step. Furthermore, using the
RLU facilitates data-dependent bit-masks for added flexibility.
Masked writes to configuration memory specify an offset from the start of config-
urations in the data segment6. If the configuration is not already in the configuration
cache, it is retrieved. Masked writes to lookup table memory write four of the 32
write-bits to each of the eight table banks. The most significant nibble goes to bank
7 and the least significant nibble goes to bank 0. There exist other non-masked
6RLU configurations are padded to 128 bytes in memory so that the RID tag for use by the
configuration cache is easy to extract from the offset.
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facilities for writing RLU resources as later sections of this document will show.
3.6.5 Analysis and Optimization: Cacheline Transfers
In addition to the 32-bit read and write interfaces, the RLU configuration cache and
lookup table memory support 256-bit cache line transfers to and from the data cache.
When an RLU instruction causes a configuration cache miss, the configuration is
brought in 256 bits at a time and the present configuration evicted 256 bits at a
time. Configurations fit within four cachelines, requiring just four transfers. The
wide reconfiguration interface minimizes the penalty for swapping application-specific
instructions or lookup tables in and out of memory; the lower penalty encourages more
liberal use of the RLU which, in turn, can reduce the overhead of the analysis and
optimization actions in the introspective optimization cycle.
The wide configuration cache interfaces are also used by the shared memory engine
in each core. Partner cores may use a shared memory touch operation to prefetch a
given configuration in the RLU configuration cache in a code core, retrieving it on a
miss. The touch operation processes configuration cache misses without interrupting
pipeline execution (in general) whereas normal configuration cache misses will stall
the pipeline. The wide transfer width on a miss reduces the likelihood of a structural
hazard between the touch miss logic and normal execution. The data cache presently
has a shared read/write port; in the future it may be desirable to give the data cache
independent read- and write-ports7 to further reduce conflicts between the pipeline
and the touch operation for the configuration cache.
The Evolve ISA also provides instructions for explicitly invoking cacheline trans-
fers within a core. For now, these instructions must specify four separate transfers
to reconfigure an RLU configuration cache entry, and the pipeline stalls until each
transfer is complete. It should be possible, however, to use the existing touch hard-
ware to add a touch instruction to the ISA for out-of-band transfers or prefetches.
The instruction would also automatically generate a sequence of four transfers. At
minimum, it should be possible to provide hardware capabilities for four outstanding,
7Or, banking may be more area-efficient.
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non-blocking cache line transfers at a time–enough to move a full RLU configuration
into the configuration cache; a fifth outstanding request would stall the processor.
Microarchitecturally, the RLU configuration cache and data cache operate with
exclusivity, invalidating lines when appropriate such that a configuration may be in
either of the caches but not both. To implement 256-bit logical ports, sometimes
multiple memory banks are accessed in parallel. The configuration cache write-port
is a true 256-bit port. The lookup table scratchpad memory achieves a 256-bit write-
port by using the 32-bit write-port in each of the eight table banks in parallel. The
configuration cache has a wider independent read-port that gets muxed down to 256-
bit chunks. The 32-bit read-ports in the eight table banks are used in parallel as a
256-bit read-port. Figure 4-8 and Figure 4-12 in Chapter 4 illustrate, respectively.
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Chapter 4
The Reconfigurable Logic Unit
The Reconfigurable Logic Unit is a collection of programmable functional units in
the processor pipeline of each Evolve core. In general, the RLU is used to accelerate
bit-level or sub-word computation. Or, it may be used as a form of reconfigurable
logic. In the context of the Partner Cores framework, the RLU is used to accelerate
the analysis and optimization actions of the introspective optimization cycle.
This section begins with an overview of the Reconfigurable Logic Unit. Then, it
frames the details around an abstract, idealized description of the RLU’s capabilities
as they relate to existing SIMD and VLIW architectures. This section develops a set
of constraints for a practical RLU implementation that minimizes complexity, cycle-
time, and area. It then details an RLU architecture based on those constraints that
maintains the functional power of the idealized vision.
4.1 RLU Architecture Overview
The Reconfigurable Logic Unit is a collection of programmable functional units in the
processor pipeline of each Evolve core. As such, it interfaces to the processor pipeline
through the standard register file, bypass path, and register-mapped network I/O
interfaces that the other Evolve functional units use. The RLU executes microcode
configurations for software-defined instructions and circuits that specify a partitioning
for a programmable 2-stage VLIW datapath.
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Figure 4-1: RLU Architecture Overview. This figure gives a high-level overview of the
RLU’s 2-stage pipeline. Microcode specifies the routes for the crossbar in the first
stage. It specifies VLIW operations and datapath partitions in the programmable
functional units and output muxes in the second stage.
As Figure 4-1 illustrates, the microcode programs a crossbar, various functional
units, and VLIW-execution logic. The Permute crossbar routes the input bits to the
specified datapath partitions. All functional units execute in parallel1. Then, for each
partition, Join muxes select between the various functional unit outputs to choose the
desired operation between the inputs.
An application may define software-defined instructions to partition the RLU dat-
apath to match the exact grain-size and sub-word parallelism of its computation each
cycle. The RLU datapath linearly increases its parallelism with decreasing grain-size.
The RLU operates on 32-bit vectors of sub-word elements that may have arbitrary
and non-uniform precision. This enables elements to be expressed with the minimum
precision they require and to be packed as densely together as possible.
1As the Future Work section suggests, functional unit inputs may be gated at the single-bit
granularity to reduce power consumption.
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Integrating an RLU in each Evolve core improves potential computational effi-
ciency for sub-word arithmetic and bit-level logic, extending the versatility of tiled
multicore architectures. Furthermore, it minimizes the computational overhead of
close-to-the-metal, bit-level analysis in the Partner Cores framework, eliminating a
large component of the total optimization latency.
In addition, it provides a virtualized, functionally-infinite fabric of reconfigurable
logic that partner cores may employ for application-specific coprocessors and general
hardware extensibility. Configuration caching enables an application to define a more
or less arbitrary number of application-specific instructions that can be automatically
swapped in and out as necessary with low overhead.
RLU microcode and other state is explicitly exposed to software, enabling partner
core coprocessors or other software to self-modify any RLU circuits that comprise
them. RLU circuits may similarly be constructed on the fly. In this way, the RLU ar-
chitecture encourages auto-evolving specialization. Machine learning data structures
and evolutionary programming constructs should map naturally to the adaptive RLU
substrate.
4.2 The Idealized Reconfigurable Logic Unit
The particular functionality of the RLU varies from one microcode configuration to
the next, and the RLU can execute a different configuration each cycle. Figure 4-2
depicts a snapshot of one RLU configuration. The RLU consists of three conceptual
stages: bit permutation, functional unit execution, and function-result joining. The
RLU operates on a window of bits at a time from an input bit-stream. The permuta-
tion stage routes bits from the input window to functional units, the functional units
combine the bits according to standard computing operations, and the joiner stage
simply concatenates functional unit outputs into a window of output bits. Though
not shown, the output bits can find their way back into the input bit-stream.
The mechanics of the idealized RLU in a given cycle can be characterized by the
6-tuple <p,q,r,s,t,u> in Figure 4-2. p and s specify how much input and output
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Figure 4-2: Snapshot of a Configuration of the Idealized RLU. The figure defines
a 6-tuple to characterize the RLU datapath in a given configuration. The figure
illustrates the three conceptual stages in the idealized RLU. The stages are the Bit
Permuter, parallel functional unit execution, and the Function Joiner.
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Figure 4-3: The Idealized Bit Permuter and 2-tuple. This figure illustrates the Bit
Permuter and distills the RLU 6-tuple parameters that define the Bit Permuter’s
behavior in a given configuration.
bandwidth, respectively, that the RLU has. q and r give an indication of how much
parallelism the RLU exploits in a given cycle. q and r will vary from one configuration
to the next, depending on properties of the input bit-stream, but p and s are fixed.
t captures the independence (or lack of independence) between the operations per-
formed each cycle, specifying how many unique operations may be performed in the
r parallel functions. u captures the independence (or lack of independence) between
the precisions of the r parallel functions.
4.2.1 The Bit Permuter
The Bit Permuter can be characterized by the 2-tuple <p,q> in Figure 4-3. The
figure shows the configuration of the Bit Permuter in a given cycle. Each cycle, the
idealized Bit Permuter realizes q functions of p bits. p is fixed, but q varies from
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one configuration to the next. Each output bit in a permute function chooses a value
from the set of bits that includes {b1, ..., bp}, their complements, and the explicit
logic values ’1’ and ’0’. bi is the value of the i
th bit in the RLU input-window.
Said another way, each output bit chooses a value from one of p independent
variables then chooses to use that value, use its complement, use the explicit value ’1’,
or use the explicit value ’0’. Permute output functions, as mentioned, may contain
an arbitrary number of bits to match the precision requirements of the functional
units they are routed to in a given configuration. Each output bit is independently
configured, but choices are coordinated between bits in meaningful ways. Some of
the operations that coordinated choices might perform include the following:
• Shifting by a fixed amount
• Rotating by a fixed amount
• Bit-clearing for masking bits
• Bit-insertion for filling in fields with immediate values
• Bit-packing / unpacking for operating on packed data structures
• Bit-reversal for fixing endianness or image manipulation
• Bit-replication for sign-extension or fan-out
• Bit-selection for accessing fields in a packed data structure
• Arbitrary combinations thereof
4.2.2 Parallel, Independent N-ary Functional Units
The number of effective functional units in the RLU varies from microcode configu-
ration to the next. Each of the q outputs from the Bit Permuter feeds an input of a
functional unit in a given configuration. In its idealized form, each RLU functional
unit performs an n-ary operation on n inputs. The operations draw from standard
arithmetic, logical, and comparative operators while incorporating a lookup table
functional unit. The list of supported operations is as follows.
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Arithmetic:
+ Addition
- Subtraction
* Multiplication
Logical:
| Or
~| Nor
& And
~& Nand
^ Xor
~^ Xnor
Shift:
<< Left Shift
>> Right Shift
Comparative:
< Less Than
<= Less Than or Equal
> Greater Than
>= Greater Than or Equal
== Equal To
!= Not Equal To
Table Lookup:
Read
Write
Recall the definitions of the tuple parameters in Figure 4-2. The operation each
function performs may be independently chosen, so the RLU 6-tuple parameter t can
be as many as r. Each of the functions may have independent precision which means
the u parameter in the RLU 6-tuple can be up to r as well. Since some operations are
non-commutative, the Bit Permuter must provide inputs in the appropriate order.
N-ary comparative operations return true if all comparisons hold. E.g. a<b<c<d is
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Figure 4-4: The Idealized Function Joiner and 2-tuple. This figure illustrates the
Function Joiner and distills the RLU 6-tuple parameters that define the Function
Joiner’s behavior in a given configuration.
interpreted as a<b && b<c && c<d.
4.2.3 The Function Joiner
For a given configuration, the idealized Function Joiner (depicted in Figure 4-4)
accepts r functional unit outputs of varying and arbitrary precision and joins them
via simple concatenation into a packed window of s bits to commit to the output
bit-stream with zero-padding if necessary. s is the total number of bits over each of
the r functional unit outputs. s is limited by the amount of bandwidth the RLU is
provisioned.
Ultimately, the output bandwidth restricts the number of parallel functions that
are possible in a given configuration, but this is true of most architectures. Regardless
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of how many effective functions there are in a particular configuration, the configu-
ration defines a particular concatenation ordering for the join logic. The Function
Joiner may be characterized by the 2-tuple <r,s>.
4.3 The Functional Power of the Idealized RLU
To illustrate how the RLU, the SIMD, and the VLIW datapaths are related, this
section analyzes their 6-tuples. The VLIW datapath is examined, followed by the
SIMD datapath. Finally, this section summarizes the 6-tuple classification results,
illustrating the versatility of the RLU.
4.3.1 The 6-tuple of a VLIW Architecture
Assume a simple 32-bit fixed-width, 4-way VLIW architecture with 2-ary functional
units. The VLIW machine has a static datapath that doesn’t vary any of the tuple
parameters each cycle.
<p,q,r,s,t,u>(VLIW<32,4>) = <256, 8, 4, 128, 4, 1>
A 4-way VLIW core can execute four operations each cycle. Its hypothetical
permuter provides eight total inputs to four functional units. The input and output
bandwidth are constrained by the register file. The VLIW takes in 256 bits each cycle
and produces 128 bits each cycle. All four operations performed may be independently
chosen, but all operations must be 32-bit precision.
The VLIW core’s ”bit-streams” are scattered in 32-bit chunks throughout the
register file. As such, the chunks are independently addressed and brought in. Eight
identity permutations are performed keeping the functional unit inputs the same as
the originals. The unpermuted sources are fed into four 32-bit parallel functional
units. And finally, the four 32-bit outputs are joined, but are scattered back into the
register file or bypass path in 32-bit chunks.
Interestingly, a typical VLIW only supports permutation at the word-granularity
via the scatter-gather operations its register file provides. In fact, the register file and
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bypass paths are the VLIW’s only form of routing between functional units. Intra-
word permutations must be performed with a cumbersome series of shift, rotate, and
logical operations in inefficient loops. Furthermore, the VLIW datapath only operates
on values with word precision; sub-word values are sign-extended or zero-extended,
wasting a significant portion of the available computational resources.
The RLU’s bit-level permutation capabilities allow it to route bits from its input
window to an arbitrary number of functional units with each functional unit having
arbitrary precision. And like the VLIW, the RLU allows each parallel functional
unit to perform an independent operation. Ultimately, if one artificially constrains
the RLU and adds support for scatter-gather via the register file, VLIW becomes a
degenerate case of the idealized RLU’s functionality.
4.3.2 The 6-tuple of a SIMD Architecture
Assume a simple 128-bit, single-issue SIMD architecture with 2-ary functional units.
Some SIMD ISAs like AltiVec support a few 3-ary operations [15, 18], but for simplic-
ity assume all 2-ary operations. The SIMD architecture has an adaptive datapath,
and its 6-tuple can vary from cycle to cycle. The possibilities are as follows.
<p,q,r,s,t,u>(SIMD<128>) = <256, {4,8,16,32}, {2,4,8,16}, 128, 1, 1>
SIMD architectures adapt to the grain-size of computation. Register file band-
width is efficiently utilized by matching the number of effective operations performed
each cycle to the computational grain-size. Given 2-ary operations, 256 bits of read-
bandwidth, and 128 bits of write-bandwidth each cycle, the number of parallel oper-
ations per cycle is 128
grain−size .
SIMD ”bit-streams” are not scattered in chunks throughout the register file. They
are stored contiguously, improving register file area and power consumption since
fewer ports are needed. As such, two 128-bit vectors are brought in and are unpacked
according to the computation grain-size and left unpermuted. The unpacked, unper-
muted inputs are fed to two, four, eight, or 16 parallel functional units (corresponding
with the computational grain-size). The functional unit outputs are then joined via
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concatenation into a single 128-bit output vector before being stored in the register
file or fed back through the bypass path.
Unfortunately, the set of supported grain-sizes is coarse, typically at 8-bit, 16-bit,
32-bit, or 64-bit. All parallel computations each cycle are further limited to having
the same grain-size. Even more limiting is the fact that all parallel functions perform
the same mathematical operation. Furthermore, SIMD units cannot always perform
operations between data elements in the same vector like the RLU can. However,
starting with SSE3, Intel’s SIMD extensions do add horizontal operation, [19] and
AltiVec supports it [15, 18].
Unlike with a VLIW datapath, permutation is generally not a function that the
register file in a SIMD architecture performs. Some SIMD ISAs like AltiVec provide
byte-grain permutative capabilities to complement their byte-grain adaptive paral-
lelism for wiring together functional units through the time dimension [15, 18]. Un-
fortunately, SIMD permute is typically incapable of inserting constant bits, shifting
or rotating bits by non-octet quantities, complementing bits, and others without re-
quiring a completely separate operation to do so.
The RLU looks at permutation as a pre-operation before the real operation, dou-
bling throughput in situations where they are required. The RLU is not limited to
performing the same mathematical operation in each parallel functional unit. And
the RLU adapts to the full spectrum of possible grain-size. Moreover, grain-size need
not be consistent from one operation to the next in a set of parallel operations. Ul-
timately, if one artificially constrains the RLU, the RLU degenerates into a SIMD
unit.
4.3.3 Quantifying the Versatility of the RLU
Were an RLU to assume 3-ary functional units and the same register file bandwidth
assumed in the VLIW and SIMD 6-tuples from before, the functional power of the
RLU would compare as indicated in Figure 4-5. For performance per unit area effi-
ciency in keeping with Evolve’s 32-bit, single-issue mini-core mentality, the RLU will
be restricted to 64-bit-read/32-bit-write register file bandwidth, but the comparison
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Figure 4-5: The Functional Power of the RLU Compared to VLIW and SIMD. This
figure summarizes the RLU 6-tuple classification results, illustrating the versatility of
the RLU as compared to the example VLIW and SIMD datapaths.
is interesting nonetheless.
One rough, simplistic metric for evaluating the versatility of each technology takes
for each 6-tuple parameter the cardinality of the set of configurations it may employ.
For integer computation, in each 6-tuple category, the RLU exceeds VLIW’s and
SIMD’s versatility; by construction, p and s are fixed though, of course. Future work
will develop a more complete and informative metric for quantifying the versatility
of a datapath.
For the RLU, the granularity with which the various parameters can be varied
from cycle to cycle is completely arbitrary. The RLU adapts perfectly to the intrinsic
computational grain-size, providing increased parallelism to complement grain-size
reductions. All RLU operations in those parallel functions can be completely inde-
pendently chosen. The precision between functions is also independently configurable.
In effect, the RLU provides a per-cycle configurable custom datapath, starting only
with register file bandwidth constraints.
4.4 Practical Implementation Constraints
This section explains how the RLU in each Evolve core maintains the functional
power of the idealized RLU vision without negatively impacting the core complexity
or cycle-time. Several simple constraints greatly decrease hardware complexity while
maintaining the full power of the RLU vision. Admittedly, some of the constraints
are artificial to minimize implementation complexity specially for this thesis work.
The constraints are as follows:
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1. The RLU must integrate with the register file and bypass paths, limiting the
size of its bit-stream input and output windows.
2. Functional units must be at most 3-ary to minimize logic complexity and enable
single-cycle operation.
3. Multiplication and variable shift will be unsupported in the RLU for now; in-
teger unit facilities should be used for these operations2.
4. The number of functional units must be fixed and small, though fixed in a clever
way that maintains the feel of a large number of sub-word functional units.
Register File Integration
This constraint concerns interfacing the RLU to the rest of a processor pipeline.
Specifically, the RLU must integrate with existing register-file and bypass-path logic,
setting natural limits on the RLU’s input and output bandwidth. The bandwidth is
exactly what the register file provides: 64 bits/cycle for input and 32 bits/cycle for
output. In addition to fixing the p and s RLU parameters at 64 and 32 respectively,
this limit has additional implications. Since no more than 32 bits of output may
be written to the register file per cycle, the RLU need not execute more than the
equivalent of 32 1-bit operations per cycle in the worst case.
3-ary Functional Units
This constraint limits the number of inputs to any functional unit to three. 1-ary,
2-ary, and 3-ary operations are easy to realize in hardware. Currently, only one of
the RLU’s functional units currently exploits 3-ary capabilities, but in the future,
additional RLU operations like 2:1 muxing will require 3-ary operation.
No Multiplication and Variable Shift Units
The RLU does not presently support multiplication. It should be possible, but not
much thought has been devoted to the task. For now, existing multiplication facili-
2Appendix B details a future design for a variable shift unit.
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ties in the integer unit should be used. The exceptionally tight integration of RLU
instructions with the rest of the processor pipeline makes it inexpensive to alternative
between RLU instructions and IU or even FPU instructions.
Fixing the Number of Functional Units
The RLU’s support for arbitrary grain-size, arbitrary functional unit parallelism, and
arbitrarily independent operations could require hardware for each unique combi-
nation. Observing that the register file bandwidth constraints limit the maximum
number of parallel functions to 32 1-bit functions in the worst case does help to a
certain degree. But hardware for each unique combination would still be impractical;
instead, the same hardware must be shared between all configurations. How to do so
can be decomposed into two simpler problems.
1. Design a SIMD unit for each mathematical operation the RLU supports that
can operate on vectors with elements of uniform but arbitrary grain-size.
2. Allow each RLU output bit to be independently selectable from any of the SIMD
units.
We believe3 that support for uniform but arbitrary grain-size in SIMD units can be
generalized in general to support arbitrary and non-uniform grain-size. Independent
operations in the style of sub-word VLIW with variable grain-size can be achieved by
executing these SIMD units in parallel, then choosing for each RLU output bit which
SIMD unit to take the result from. The section on AVGSIMD units details the idea
more fully. Given these constraints, one should be able to build an RLU with the
6-tuple in Figure 4-6 without significantly increasing the complexity or cycle-time of
a core.
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<p, q, r, s, t, u>(RLU) =
<64, {2,3,...,96}, {1,2,...,32}, 32, {1,2,...,32}, {1,2,...,32}>
p = 64 input bits to permuter from register file and bypass paths
q = {2,3,...,96} functional unit inputs
r = {1,2,...,32} effective functional units
s = 32 output bits to register file and bypass paths
t = {1,2,...,32} independent operations in functional units
u = {1,2,...,32} independent functional unit precisions
Figure 4-6: The Evolve RLU 6-tuple. This figure captures the set of datapath con-
figurations that the RLU in each Evolve core can assume.
Figure 4-7: The RLU Interface to the Processor Pipeline. This figure illustrates the
RLU pipeline interface. The RLU reads registers from the general-purpose register
file, the bypass paths, or the input bypasses from the communications networks. The
RLU output is ready at the end of the Tag Check stage for bypassing within the
pipeline or out to the communication networks.
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4.5 RLU Processor Pipeline Interface
Figure 4-7 illustrates the hardware relevant to interfacing the RLU to the processor
pipeline. In Figure 4-7 notice that the RLU is pipelined across two stages4: the EXE
stage and TC stage. Like Evolve’s IU and FPU, the RLU stretches over multiple
clock cycles. Also notice that the RLU interfaces to Evolve’s existing register file and
bypass path in exactly the same way the other functional units do.
As the diagram illustrates, data from the register file, data from the register-
mapped Evolve communications networks, and data from un-committed pipeline re-
sults feed two sets of bypass muxes at the end of the RF stage and provide input to
the EXE stage. The inputs are fed to Evolve’s IU and FPU as usual and additionally
fed to the RLU5.
Given the 64 bits of register file data, the RLU takes additional input from a 32-
entry configuration cache that is accessed in Evolve’s RF stage. An RLU-operation
ID (RID) is extracted from an RLU instruction in the decode stage (not shown) to
retrieve a configuration from the configuration cache. When the RID hits in the
cache, the 108-byte configuration is read out and forwarded to the EXE stage for use
by the RLU. Figure 4-8 depicts the configuration cache interface.
In the event of a miss, the configuration cache stalls the processor and attempts
to retrieve the configuration from the data cache. Configurations are padded to 128
bytes in the data segment so that the offending RID may be easily translated into an
offset from the start of configurations. The configuration cache adds a simple base
register to the RID offset to form the address used in the data cache. The start offset
of RLU configurations is aligned to the width of a data cache cache line.
When the configuration is in the data cache, it is transferred one 256-bit cache
line at a time to the configuration cache. Just four lines must be transferred for
the configuration; this enables really low-overhead virtualization of the number of
configurations an application may employ. Any lines that are not in the data cache
3We will investigate this claim for other types of functional units in future work.
4The RLU is pipelined across three stages if one includes the configuration cache access.
5Though not depicted, the inputs to all functional unit are gated at the word granularity.
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Figure 4-8: The RLU Configuration Cache. This figure shows the read-port and
write-port interfaces to the RLU configuration cache. Reads specify an RID. Writes
specify a write-address and a bit-grained write-mask. The base pointer is used during
cache misses to form the address of the configuration in the data segment.
are retrieved from main memory and put in the configuration cache. The lines are
invalidated in the data cache because only one or the other of the caches may contain
a configuration at a given time to avoid coherence issues that would otherwise arise
if software attempted to modify the configuration in both caches.
Once the configuration is retrieved, referring back to Figure 4-7, the RLU permu-
tations occur in the EXE stage. Permute results are not bypassed for use in the rest
of the pipeline. Permute outputs and the remaining configuration bits are directly
fed to the TC stage where they are used in the RLU functional units then the Join
muxes. The output of the Join muxes is muxed with the processor’s usual TC data-
path results and bypassed to the RF stage or potentially out to the communications
networks.
The RLU is fairly compartmentalized with respect to the rest of the Evolve
pipeline, interacting with it via registers; the IU, FPU and RLU all share a com-
mon register file interface. The interface allows the RLU to operate on data from
previous in-flight instruction results, committed instruction results in the register
file, or Evolve’s communications networks. The common register file interface also
enables the RLU to operate on memory loaded by a previous load instruction. RLU
output can be stored in memory in the same fashion as well.
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Figure 4-9: A Closer Look at the RLU Pipeline. This figure shows the microcode
distribution within the RLU. The Bit Permuter consumes the majority of the con-
figuration bits, but some are distributed to the functional units and Function Joiner
muxes.
4.6 RLU Pipeline Details
Figure 4-9 details the distribution of configuration bits. The vast majority are con-
sumed in the Bit Permuter. The Bit Permuter is similar to a 1-bit wide 64x96 crossbar.
It takes in 64 bits of data and outputs 96 bits: three 32-bit registers worth. Each
output bit can be any one of the 64 input bits, requiring six bits for control for a 64:1
mux. Then, there are four choices encoded by two additional bits bringing the total
to eight configuration bits per output bit: use the output of the 64:1 mux, use its
complement, use the explicit value ”1”, or use the explicit value ”0”. The third 32-bit
register worth of data is presently only routed to the AVGSIMD lookup table unit
which benefits from extra fan-out of the input bits and from using the extra permute
bits for constant-values. Future work will examine ways to make the Bit Permuter
fast and low power, but there should be enough time in Evolve’s cycle to make it
through, letting permutation bleed into the RF and TC stages a bit if necessary.
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Only 96 of the remaining 192 configuration bits in the TC stage are unique,
bringing the total number of bits for each configuration up to just 864. The duplicated
bits are some of the bits that were used to encode the controls for the Bit Permuter’s
third 32-bit register; they serve double-duty since most of the AVGSIMD units would
not otherwise use the third permute output. Some of the 192 bits are distributed to
the AVGSIMD units as configurations. 64 bits control 32 independent 4:1 muxes on
the backside of the AVGSIMD units; each RLU output bit is independently selectable
from the four AVGSIMD functional units. No permutation or anything fancy is
being done here. The ith RLU output bit can choose from the ith output bits of the
arithmetic, logic, comparator, and lookup table unit. The magic of the RLU is in its
AVGSIMD units.
4.7 Arbitrarily-Variably-Grained SIMD Units
Each AVGSIMD unit is capable of operating on packed 32-bit vectors whose fields
have arbitrary and variable grain-size. Furthermore, each AVGSIMD unit is intrinsi-
cally capable of VLIW-style operation. E.g. the Comparator might perform less-than
comparisons in one part of the vector and equals-to comparisons in the other. Full
VLIW-style operation is achieved in the final step where each RLU output bit is
chosen from one of the four AVGSIMD units. Mux control bits are independently
supplied to stitch together partial results from each AVGSIMD unit. Support for vari-
able grain-size in vector packings seems to come for free from supporting arbitrary
grain-size. The following discussion explains how.
4.7.1 AVGSIMD Arithmetic Operations
To understand how support for arbitrary granularity implies support for variable
granularity, consider the SIMD adder. It is common knowledge that a single adder
can be used for vector operation by allowing the carry-chain to be artificially broken
at each byte boundary. For packed byte additions, the carry-chain is broken at each
byte boundary so that carries do not propagate into the next byte and pollute the
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results. A similar thing is done for packed short additions, breaking the chain at
every other byte boundary. Usually the choices of whether or not to break the carry
are coordinated since the grain-size is assumed to be uniform, but consider making
the choice at each byte boundary independent. The same adder could, for example,
perform a 16-bit short addition and two 8-bit byte additions. The key to supporting
variable grain-size SIMD is making the choices for breaking the carry-chain at each
position independent.
Extrapolating the idea to arbitrary grain-size packings, the carry-chain must be
breakable at each bit position. Parallel 1-bit adds may thus be performed, and co-
ordinating carry-deletion choices across contiguous bits allows greater precision adds
to be performed as well. Combining this with independent control allows arbitrary
and non-uniform grain-size within the SIMD unit. Figure 4-10 illustrates pictorially.
Three 4-bit values and two 10-bit values are packed together with random (though
obviously consistent) placement in each 32-bit vector. The dashed lines represent the
bit positions in which the carry is deleted. The output result is a vector with the
same packing placement that correspondingly adds each pair of elements.
The AVGSIMD adder that the Evolve RLU uses doubles as a subtracter, modi-
fying slightly the configuration bits needed. Instead of needing a single bit for each
bit position to indicate whether or not to delete a carry input, an extra bit for
each bit position encodes whether or not to artificially insert a carry input. Recall
that the RLU’s bit-permutation facilities allow pre-complementation of inputs to the
AVGSIMD units. It’s well known that subtraction can be implemented using an
adder by complementing one of the inputs and setting the carry-in bit. The carry-
insertion bit allows AVGSIMD subtraction. Incidentally, setting both carry-delete
and carry-insert is disallowed. With that said, the modified full-adder equations for
the AVGSIMD adders can be found in Figure 4-11. The other functional units in the
Evolve RLU take a similar tack to supporting variable-grain SIMD.
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Figure 4-10: Arbitrarily-Variably-Grained SIMD Addition. This figure shows a 32-
bit adder with support for carry-deletion at each bit position. The dashed red lines
signify the bit positions for which carries are deleted for correct operation given the
specified vector packing.
let ii = carry insert at bit position i
let di = carry delete at bit position i
iidi = 11 is disallowed
si = ai ⊕ bi ⊕ (ii + d′i · ci)
ci+1 = ai · bi + (ii + d′i · ci) · (ai + bi)
Figure 4-11: Full Adder Equations with Carry-Delete and Carry-Insert. This figure
shows how carry-insert and carry-delete signals are incorporated into full-adder logic
to realize an AVGSIMD adder.
95
4.7.2 AVGSIMD Logic Operations
AVGSIMD for logical operations is implemented in a trivial way. Since each output
bit depends only upon the two input bits in the corresponding bit position, no logic
needs to be suppressed. The AVGSIMD logic unit is exactly the same as a normal
logic unit; the Bit Permuter just puts the bits into the right place with possible
pre-complementation. The AVGSIMD logical functional unit natively supports three
operations: AND, OR, and XOR; pre-complementation is used to synthesize NAND,
NOR, and XNOR via De Morgan’s Laws. The AVGSIMD logical functional unit
employs two configuration bits for each bit position to specify which of the three
native operations to perform. Choices are coordinated to realize operations of larger
precisions.
4.7.3 AVGSIMD Comparative Operations
The Evolve RLU also supports some powerful comparative operations. Recall that
the Evolve RLU supports less-than, less-than-or-equal, greater-than, greater-than-or-
equal, not-equal, and equal-to operations for either signed or unsigned data. The
AVGSIMD comparator takes in two arbitrarily and variably packed vectors and out-
puts a corresponding vector. The compare result in each field of the output vector
follows the following convention: false is zero, true is non-zero. Specifically, true
values set the MSB of the field6.
It is easy to convince oneself that the AVGSIMD comparator design is simple.
All of the operations can be synthesized from less-than and equals-to operations.
A more efficient implementation surely exists, but the AVGSIMD subtracter design
can be used for the less-than operation. An AVGSIMD unit for equals-to requires
logic similar to the way carry propagation is handled in the AVGSIMD subtracter;
equality chains are artificially set and broken at the LSB and MSB of each vector
element, respectively. The AVGSIMD subtracter generates an output sign bit and
carry-out bit at the MSB of each element that are combined with the equality bit in the
6The MSB is chosen rather than the LSB to avoid a many-input mux in bit position b0.
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corresponding position (and the sign bits of the inputs if necessary) according to some
combination encoded by configuration bits at the MSB position. The configuration
bits at the MSB specify which comparative operation is to be synthesized and whether
it is signed or unsigned. The configuration bits for the non-MSB positions indicate
that the output bits should be cleared.
4.7.4 AVGSIMD Lookup Table Operations
To the other AVGSIMD functional units, the RLU adds lookup table functionality for
realizing random logic functions that cannot be efficiently computed using the simpler
logic operations. Like the other AVGSIMD units, the AVGSIMD lookup table unit
relies upon bit-permutation for vector packing. It can perform as many as many as 32
parallel 1-bit lookups, but is optimized for 4-bit lookups for a variety of good reasons.
As depicted in Figure 4-12, the AVGSIMD lookup table unit contains eight paral-
lel, independently-addressable 12-input/4-output lookup tables. An arbitrary number
of smaller logic tables with non-uniform sizes can be mapped into each 12-input/4-
output table, making extremely efficient use of the storage capacity. When combined
with the flexible bit-permutation capabilities of the RLU Bit Permuter, routing be-
tween lookup tables is constrained little, even providing fan-out from one table to
multiple tables to further improving potential utilization. Some of the system re-
quirements that lead to this architecture follow.
1. No more than 96 permute bits can be routed to the lookup table inputs and no
more than 32 bits retrieved from lookup tables due to register file bandwidth
limitations. Hence the 8*12 bits input, 8*4 bits output.
2. The memory in the unit should provide some auxiliary use in general-purpose
computing besides reconfigurable logic. It can be used as a 212-word general-
purpose scratchpad and for hardware-accelerated queues.
3. The unit should provide fast reconfiguration. Hence the 32-bit write-ports and
read-ports in each bank for writing or reading an entire Evolve cache line (8*32
bits) at once.
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Figure 4-12: 16KB 8-bank AVGSIMD Lookup Table Unit and Scratchpad. This
figure depicts the AVGSIMD lookup table unit. The unit consists of eight banks,
each having independent 32-bit read- and write-ports. Each bank contains a bit-
grain write-mask for configuring individual bits at a time. Each bank can achieve
nibble-grain addressing in the read-port via a simple 4-bit wide 8:1 mux. The 32-bit
ports are used in parallel as 256-bit ports for cacheline transfers when appropriate.
4. The unit should allow background reconfiguration by external cores. Hence the
separate read and write ports.
5. Each table should be sized up to utilize as much of the cycle period as is avail-
able; functional power increases with increasing table size so this is advanta-
geous. Hence the 12-input tables.
For discussion, assume that each 12-input/4-output bank is really just the linear
concatenation of 64 6-input/4-output tables. The AVGSIMD lookup table unit has
eight of these banks (with independent addressing) for a total of 512 such tables. It
is possible to access eight 6-input/4-output tables each cycle (one from each bank).
Within a bank, the 64 6-input/4-output tables might be mapped as follows.
12’b000000_XXXXXX := lut0<6,4> (4-bit elements 0-63)
12’b000001_XXXXXX := lut1<6,4> (4-bit elements 64-127)
...
12’b111111_XXXXXX := lut63<6,4> (4-bit elements 4032-4095)
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Lookup tables can effectively be chained together via a sequence of RLU instruc-
tions to implement circuits. The output of a table from one instruction can be wired
to the input of another table in the next instruction via the RLU Bit Permuter. To
get a feel for the capabilities of this logic fabric in the time-dimension, contemplate
how many routing combinations are possible. Assume a given RLU instruction ac-
cesses a table in each of the eight banks and that the output from each bank will be
fanned-out to exactly one other table. The output of the first bank can be fed to one
of 8*64 tables in the next instruction (any of the 64 tables in each bank). The output
of the second bank can be fed to one of 7*64 tables because the output from the first
bank already tied up the resources of one bank. The output of the third bank can be
fed to 6*64 tables, and so on.
A total of 8!*648=1.13e19 routes between 6-input/4-output tables are possible
between two RLU instructions. This leads to highly efficient utilization of lookup
table resources. The true functional power of the RLU is much greater than this
suggests since the 12-input/4-output table memories need not be partitioned into 64
6-input/4-output tables. They may be partitioned into 128 5-input functions and
256 4-input functions, for example. Input precision larger than 6-bit is also possible,
fitting 32 7-input functions, 16 8-input functions, etc, all the way to a single 12-input
function. If desired, using the more powerful functions can realize many levels of logic
in a single step.
And yet, the 4096-element array need not be uniformly partitioned. Said another
way, some partitions might implement 4-input functions while others implement 6-
input functions and others even 10-input functions. In general, when software wants
to perform a lookup, it adds the starting-offset in the 12-input table of the relevant
partition to an offset encoded by the input bits. Given the final element index, the
4-bit value at that entry is returned. A mapping for this example follows.
12’b00_XXXXXXXXXX := lut0<10,4> (4-bit elements 0-1023)
12’b010000_XXXXXX := lut1<6,4> (4-bit elements 1024-1087)
12’b01000100_XXXX := lut2<4,4> (4-bit elements 1088-1103)
...
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It is possible and easy to eliminate the need for the addition operation to calculate
the full table address. Tables sized in powers-of-two may be aligned to multiples of
powers of two (non-overlapping of course) so that a simple bit-insertion operation
can fill in the remaining bits. In fact, the examples in this thesis utilize this opti-
mization heavily as it’s an important technique for reducing table-lookup latency in
highly serial codes. The example mappings above eliminate the need for the addi-
tion operation; the Bit Permuter may just fill in the high bits with constant-value
insertion.
Interestingly, aside from the potential for high utilization, partitioning the memory
array of each table bank into arbitrary and non-uniform tables that exactly match the
requirements of each function has additional benefits to routing flexibility. Recall that
with equal array partitions into 6-input/4-output tables, a total of 1.13e19 routing
combinations between tables in successive RLU instructions are possible. Where 6-
input tables were assumed before, 5-input tables may be used. Instead of 64 tables
per bank, there would be 128 for 8!*1288=2.91e21 routing combinations. For 4-input
tables, there would be 8!*2568=7.44e23 routing combinations.
Figure 4-13 continues this analysis for the other partition grain-sizes. The routing
flexibility grows exponentially (note the log scale) with tables of fewer and fewer
inputs. This allows logic synthesis for the RLU to make powerful tradeoffs, flattening
smaller tables into larger tables at the expense of routing flexibility but at the benefit
of reducing the number of logic levels in circuits. Even with many-input tables, there
are still many routing possibilities.
The analysis does make the assumption that the output of each table is fanned-
out to just one other table, though. In practice, the output may be fanned out to
multiple tables in different banks. Fan-out reduces the wiring flexibility between two
RLU instructions, providing another tradeoff in synthesis. Non-uniform partitionings
will also affect the wiring flexibility. Overall all, however, wiring flexibility between
instructions seems to scale favorably with table sizes.
The flexibility of the AVGSIMD table unit seems greater than an FPGA fabric.
FPGA fabrics cannot architect many-input tables like this because they lack efficient
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Figure 4-13: The AVGSIMD Lookup Table Unit and Adaptive Wiring. This figure
illustrates that wiring flexibility from one cycle to the next between RLU lookup table
partitions increases exponentially as the number of inputs to each table partition
decreases.
means of spatially partitioning and temporally reusing tables. In addition, routing
between FPGA elements is much more constrained than the routing here. Where
the AVGSIMD table approach may lack is in parallelism. Locally, parallelism is
constrained to match the bandwidth of the register file whereas parallelism is relatively
unconstrained in an FPGA. However, the AVGSIMD units in multiple cores on the
Evolve chip may be coordinated for arbitrary parallelism.
In a sense, routing between tables and thus parallelism is hierarchical. Figure 4-
14 illustrates the hierarchy. Locally, routing between tables is unconstrained between
cycles but parallelism is limited to eight table lookups in a given cycle; the permute
crossbar routes a table output to the input of another table in the next step. Globally,
routing is constrained between cycles to near-neighbor mesh communication, but
parallelism is only constrained by the number of cores in the chip; via the permute
crossbars, a table output from one core can be routed to any table within the near-
neighbors, but it cannot reach a table in a non-near-neighbor without multiple hops
through the mesh network and thus multi-cycle latency. For straight-through logic
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Figure 4-14: Evolve Reconfigurable Logic Fabric Overview. This figure depicts
Evolve’s hierarchical reconfigurable logic fabric. The permute stage of the RLU and
the 8-bank lookup table unit in the second stage are shown. Local routing between
table partitions in a core is virtually unconstrained from one cycle to the next via the
permute crossbar. Global routing between partitions in different cores is constrained
to near-neighbor locality from one cycle to the next and uses the mesh communication
networks. Table partitions in non-adjacent cores can be wired together via multiple
network hops.
paths, this is a non-issue; where feedback is required, the latency is something to
consider. Future work will quantitatively compare the functional power of the table
fabric presented here to the power of the traditional FPGA fabric.
For completeness, it should be mentioned that it is possible to trade table mem-
ory for accessing more than one table at a time in a given bank. Composing two
tables is useful when the tables have many common inputs between them; when few
inputs are shared, however, the table memory requirement may grow impractical. It
is also possible to overlap up to four tables in the same table storage memory. Each
table element is a 4-bit value which can viewed as four 1-bit values, belonging to four
different functions. The tradeoff is that the overlapped tables cannot be indepen-
dently addressed; when they don’t need to be, overlapping tables is a useful trick for
improving utilization.
It is also possible to realize tables of more than 4-outputs by dividing the outputs
among table memory banks and accessing the tables in each bank simultaneously.
Commonly, the tables are mapped to the same partition offset within each bank such
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that the banks should be supplied the same input bits; the Bit Permuter allows 96-way
fanout of each input bit for exactly this reason.
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Chapter 5
Infrastructure
This section details the software infrastructure for compiling, simulating, and debug-
ging Evolve software with particular emphasis on partner core run-time components
for Introspective Computing. Refer back to Section 1.3 and Figure 1-5 for a discussion
and example of the application and run-time components of Introspective Computing
software.
Components may be specified in C, bV RTL (which will be discussed shortly),
assembly, or mixtures thereof. Typically, application components will be specified in
C with run-time components selected from a library. Library run-time components
and custom run-time components will typically be specified in pure bV for perfor-
mance. The infrastructure for Evolve software builds upon the infrastructure for Raw
applications including ports of the following packages:
• The GNU Compiler Collection, GCC
• The GNU Binary Utilities, Binutils
• The Raw Simulator and Debugger, btl
In addition to these tools, this thesis creates a compiler for the bV programming
language. bV is a new programming language developed for this thesis for specifying
partner core run-time components or bit-level applications. bV is a simple Verilog-like
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RTL that Evolve natively executes as machine code. It defines high-level application-
specific instructions and high-level lookup table initializations for the RLU but is
otherwise an augmented version of the low-level baseline multicore assembly language
with support for C-like preprocessor directives.
The bV programming language is useful for gaining bit-level control of the com-
putational resources within a core to create highly optimized codes and circuits. The
bV RTL captures the functional power of what one might achieve with the expressive
freedom of a Hardware Description Language (HDL) like Verilog but is designed to
run on a general-purpose processor with an RLU without an expensive emulation
layer or the abstraction overhead of a conventional RISC ISA.
In the context of the Partner Cores framework, bV is preferable over C or assem-
bly because its functional expressiveness can be used to flatten many computational
operations into a single one, reducing software overhead in partner cores. Reduced
overhead translates to improved introspective optimization throughput and latency.
This section is organized as follows. First, it gives an overview of the compilation
and simulation toolchain. Then, it briefly describes the bV compiler and the Raw
simulator extension. The remaining majority of this section focuses on the bV RTL
language, describing the syntax and illustrating through a series of examples how it is
used. Additional example kernels may be found in Appendix E; Appendix E provides
a library of application-specific instruction definitions for SIMD and sub-word VLIW
backward compatibility.
5.1 Toolchain Overview
Evolve software may be specified in C, bV, the assembly language of the baseline
multicore architecture, or mixtures thereof. The Evolve compilation toolchain in
Figure 5-1 illustrates the flow.
While future work may adapt existing auto-parallelizing compilers for the Evolve
architecture, Evolve software is presently written in an explicitly parallel style. They
use simple primitives for inter-core communication and specify code for each core
106
Figure 5-1: The Evolve Toolchain. This figure gives an overview of the Evolve com-
pilation and simulation toolchain. The tools make one pass for each core in a piece
of software to generate an executable. The executables are stitched together in the
black box then simulated.
they employ.
To compile software, the infrastructure makes one pass for each core to build
individual executables using GCC and/or the bV compiler and a port of the GNU
Binutils. The toolchain then stitches the executables together into a single multicore
executable for simulation.
5.2 The bV Compiler
As mentioned, this work included the development of a compiler for a new program-
ming language called bV. before-Verilog, as the name suggests, has Verilog-like syntax.
The exact syntax of the bV RTL mutates, however, to complement the assembly lan-
guage of the host architecture it is being used for. In that sense, bV defines not a
programming language but a set of assembly language extensions.
The bV extensions assume a per-cycle configurable datapath like the one the
Evolve Reconfigurable Logic Unit provides. Any architecture with an RLU or some-
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Figure 5-2: The bV Compiler Infrastructure. This figure details the bV compiler
flow. bV source is preprocessed then passed to a filter to strip out application-specific
instruction and lookup table initialization definitions. The definitions are compiled
to generate RLU microcode and lookup table memory images; both are placed in the
data segment of an output assembly file. The assembly portion of the input bV file
and the output assembly file are then assembled into an executable.
thing comparable can natively execute bV programs. The bV extensions define
application-specific instructions and initializations for lookup tables in the RLU. The
bV Compiler extracts and compiles these extensions into RLU configurations and
lookup table memory images. Figure 5-2 illustrates the compilation flow.
First, the bV source is preprocessed with the C preprocessor. Then, a simple filter
written in Python extracts the modified assembly language code from a bV program.
The remaining Verilog-like syntax for application-specific instruction definitions and
lookup table initializations are passed to the bV compiler. The bV compiler gener-
ates an additional assembly file. All get passed to the Binutils port where they are
assembled, linked, etc., and turned into an executable.
As mentioned, the bV compiler generates RLU configuration microcode from
application-specific instruction definitions. Definitions for lookup table initializations
are compact; the compiler expands them into memory images. Both are placed in the
data segment of the output assembly file. In addition, the output assembly file in-
cludes auto-generated code for loading lookup table initialization images and setting
up the RLU configuration cache.
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5.3 The Evolve Simulator
Once the Evolve toolchain has built an executable for each core in a piece of software
and stitched them together into a multicore binary, they may be simulated with
cycle-accurate detail in the Evolve full-system simulator and debugger.
The Evolve simulator builds upon the work of Michael B. Taylor’s Raw simulator
and debugger. The Evolve simulator modifications retain support for parameterized
variants of the architecture, including arbitrary m x n mesh configurations, config-
urable cache and memory sizes, configurable instruction issue-width, etc.
As mentioned, the Evolve simulator modifications retain support for full-system
simulation via the before-C (bC) virtual machine1. bC is an interpreted programming
language for modeling devices connected to the I/O ports on the periphery of the tiled
architecture. Some typical devices include memory controllers, DRAM, PCI devices,
hard drives, and a frame-buffer. bC can also be used to extend key aspects of the
simulator functionality.
Fortunately, while the modifications to Taylor’s simulator were extensive, they
were fairly additive in nature. The RLU shares the same interface to the processor
pipeline as the existing IU and FPU do, and since RLU operations start with standard
32-bit, MIPS-like instructions, pipeline mechanics were fairly straightforward. The
extensions have been detailed elsewhere in this document but may be summarized
as follows. Hardware state additions required corresponding ISA modifications which
will be summarized in Section 5.4.3.
• The RLU, the configuration cache, and supporting logic.
• Configuration registers and logic for Event-Triggered Messages.
• Logic for the reconfiguration / dynamic-optimization memory map.
• Logic for configurable dynamic message-header suppression.
• Configuration registers and logic for Message-Metadata-Triggered Interrupts.
1The name for the before-Verilog RTL language was inspired by before-C.
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• An auxiliary register file and queue functional units for hardware-accelerated
queue operations.
5.4 Specifying Software in bV RTL
This section gives a high-level description of the bV RTL language for Evolve pro-
grams, covering multicore communication primitives, the Evolve ISA, application-
specific RLU instructions, and compact definitions for RLU lookup table initializa-
tion. The communication primitives are Evolve-specific; since the bV RTL mutates
to complement the ISA of its host, bV communication primitives may be absent or
different on other architectures.
5.4.1 The bV RTL Language Overview
As mentioned, bV is a Verilog-like RTL. bV is a much simpler language than Verilog,
but the functional power of the language rivals Verilog. Strip away the Verilog event
abstractions (the always block, the sensitivity list, the continuous assignment, etc),
replace the various data types with a single 32-bit bit-vector datatype, transform all
modules into C structs with support functions or C++ classes, abstract the interface
between modules to a FIFO-interface or a function-call interface and what is left
starts to approximate the feel of bV RTL.
Unlike Verilog, however, bV is meant to be natively executed; the output of bV
synthesis maps 1:1 to instructions in the Evolve assembly language. bV is there-
fore explicitly parallel since the Evolve assembly language exposes register-mapped
network I/O for inter-core communication. bV code explicitly spreads parallelism
across multiple cores with tightly-coupled communication, but the bV code running
in each core is explicitly sequential. In reality, it is common and desirable to statically
schedule parallelism in the sequence of 32-bit bit-vector operations that make up a
bV program, but the execution of those operations is strictly sequential instead of
concurrent or a mixture of both like one might find in Verilog.
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In practice, the lack of concurrency within a core may not be a limitation. bV
can support concurrency in the same way an event-driven simulator would. In event-
driven simulation, when any of the inputs to a concurrent operation change, an event
is fired. In bV, one maps some bV code to a given core and tasks it with evaluating
whether or not a given event should fire. Via Evolve’s Message-Metadata-Triggered
Interrupts, all the event core must do to fire an event is send a dynamic message
tagged with pre-negotiated usr field contents to all interested entities in the other
cores. The messages trigger interrupts for processing the event.
Ultimately, despite its simplicity, the bV RTL language can be used to implement
a healthy subset of Verilog applications that are meant for synthesis to hardware.
Furthermore, bV’s roots in general-purpose computing provide infrastructure for the
Verilog verification-related functionality that is usually not synthesizable. And, bV’s
sequential execution, the explicitly pipelined nature of the reconfigurable fabric it
runs on, and its FIFO interfaces between modules in different cores should reduce
the difficultly of circuit timing closure. Ultimately, future work will investigate bV’s
viability as a translation target for an object-oriented HDL like System Verilog.
5.4.2 Inter-core Communication Primitives
This section details bV’s multicore communication primitives. Register-mapped I/O
and message-passing form the basis of Evolve’s bV inter-core communication primi-
tives. Sourcing a network register in an instruction attempts to read the next value
from the network input FIFO. Should both register specifiers in an instruction specify
the same network register, the network input value is duplicated. If the input FIFO
is empty, the processor pipeline stalls until the data is available. Writing to a network
register attempts to place the result of the operation in the network output FIFO. If
the output FIFO is full, the processor pipeline stalls until there is room. Table 5.1
gives the register mapping.
csti, csti2, and csto relate to the static network interfaces. Evolve supports them
and software will benefit from using them. Details for programming the static switch
processor to utilize them, however, are beyond the scope of this document. Instead,
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Table 5.1: Evolve Register-Mapped Network I/O
Register Register Alias Port Description
r24 cst[i/o] Static Network 1 input/output port
r25 cgn[i/o] User General Dynamic Network input/output port
r26 csti2 Static Network 2 input port
r27 cmn[i/o] Memory Dynamic Network input/output port
Figure 5-3: The Evolve ihdr Instruction. This figure from [24] shows the instruction
encoding of the Evolve ihdr instruction. ihdr is used to form a dynamic network
message header for inter-core communication over Evolve’s mesh communication net-
works.
this document focuses on the simpler dynamic networks. It is worth mentioning,
however, that many instructions in the Evolve ISA can write an output to both the
register file and to the static network output FIFO. The ’ !’ in instructions such as
xor! rd, rs, rt indicates that this should be done. Refer to the Raw specifications
document for information on programming the static switch processor [24].
Dynamic messages may be up to 31 words in length not including the header word.
Longer messages require partitioning into smaller messages. The header specifies
routing information including the offset of the destination core in the mesh and the
length of the message. The information implies a unique communication path from
the source core to the destination core, and dynamic messages on a given network are
routed one hop at a time by the network router in each core along the path.
The Evolve ISA provides an instruction to facilitate the creation of message head-
ers. Figure 5-3 illustrates the instruction encoding. The low bits of the register rs
contain the core number of the destination core. The top 12 bits of the immediate
field are blindly copied into the header. They specify a 5-bit message length, a 4-bit
user-defined field, and three bits relevant to off-chip routing. Figure 5-4 shows the
encoding of the immediate value.
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Figure 5-4: The Evolve ihdr Immediate-Field Encoding. This figure shows the format
of the immediate field used in the ihdr instruction. The fields are copied directly into
the output network header.
Table 5.2: The Important Evolve ISA Extensions
lutlw rd, rs, rt, RID
lutsw rs, rt, RID
cfglw rd, rs, rt, RID
cfgsw rs, rt, RID
mut rd, rs, rt, RID
evolv rt, imm16(rs)
dvolv rd, imm16(rs)
spc8 rt, imm16(rs)
dspc8 rt, imm16(rs)
5.4.3 The Evolve Instruction Set Architecture
Rather than list the full ISA, this section lists the deltas between the Evolve ISA and
the Raw ISA. Refer to the Raw specifications document for the other instructions
[24]. Most of the ISA modifications are interfaces to the state Evolve adds to the
Raw baseline tiled multicore architecture. All are listed in Section D.2, but several
are important for bV programming. They are listed in this section in Table 5.2.
lutlw is the scratchpad read interface to the RLU table memories. lutlw causes
the same address to be input to each of the eight banks of the lookup table memory,
concatenating their 4-bit outputs into a 32-bit output. lutlw sources two registers
from the general-purpose register file and, specifying an RID, uses them with the Bit
Permuter to form a scratchpad read word-address and a mask. The 32-bit contents at
that scratchpad location are masked with the bit-mask and stored in the destination
register.
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lutsw is the write interface to the scratchpad in the RLU. lutsw operates on two
registers with the Bit Permuter and forms data, a scratchpad write-address, and a
bit-mask. At that scratchpad word-address, the 32 bits of write-data are broken into
eight groups of four bits and four bits are potentially written to each bank. The write-
mask is broken into corresponding groups of four bits that indicate which write-data
bits should be written. lutsw is the fine-grained partial reconfiguration facility for
the RLU table memory.
cfglw is the read interface to the RLU configuration cache. cfglw sources two
registers from the general-purpose register file and, specifying an RID, uses them
with the Bit Permuter to form a word-address and a mask. The 32-bit contents
at that configuration word-address are masked with the bit-mask and stored in the
destination register. The word-address supplied should be the word offset from the
start of the configuration memory. If the configuration the word maps to is not in
the configuration cache, this instruction causes it to be brought in.
cfgsw is the write interface to the RLU configuration cache. cfgsw operates on two
registers with the Bit Permuter and forms data, a word-address, and a bit-mask. At
that word-address, the bits of the data for which writes are enabled are written. The
word-address specified is, of course, the word offset from the start of the configuration
memory. If the configuration the word maps to is not in the configuration cache, this
instruction causes it to be brought in. cfgsw is the fine-grained partial reconfiguration
facility for the RLU configuration cache.
mut is the mutating instruction template for accessing software-defined instructions
in the RLU. mut sources two registers from the general-purpose register file, specifies
an RID, and feeds them to the Bit Permuter. The three outputs of the Bit Permuter
are fed to the rest of the RLU for for the software-defined operation indicated by the
RID.
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evolv is a reconfiguration facility in the core that uses the resource memory-map.
It sources two registers and uses a 16-bit signed immediate field. The rs register is
a data cache base address and the rt register is the memory-mapped address of a
hardware resource. evolv performs a reverse-lookup on the memory-mapped address
to determine which hardware structure and offset within it the resource address maps
to. evolv reads out a word from the data cache at the address specified by the
<offset, base> pair and writes it to the inferred hardware structure at the inferred
offset. Some structures appear multiple times within the resource map. The RLU
table memories appear not only in scratchpad form but also by bank such that 32
bits can be written to a single bank at once.
dvolv is related to the evolv instruction. It too is a reconfiguration facility, but it
works in reverse. It sources two registers and uses a 16-bit signed immediate field.
The rs register is a base address in the resource memory-map and the rd register is
the destination register for the result of the instruction. dvolv looks up the contents
of the resource at the <offset, base> pair and writes it to the destination register.
spc8 is similar to the evolv instruction. The only difference is that for hardware
state that supports it, reconfiguration occurs at a cache line at a time instead of a
word at a time. The <offset, base> pair specifies the cache address of which the
word bits are ignored. When one attempts to use this instruction with a resource
that does not support transfers at the granularity of a cache line, this instruction
causes an exception. This instruction can be used to program the RLU table memory
in scratchpad-style but 32-bits at a time in each bank to match the 256-bit cache line
of the data cache.
dspc8 is related to the spc8 instruction and functions similarly to the dvolv in-
struction. It sources two registers and uses a 16-bit signed immediate field. dspc8
looks up 256 bits of data in the resource map at the address specified by the <offset,
base> pair. That cacheline worth of data is written to the data cache at the cacheline
corresponding to the address in rt. The low bits of rt are ignored. If <offset, base>
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resolves to an address for which cacheline transfers are not supported, this instruction
causes an exception.
5.4.4 Application-specific Instruction Definitions
This section starts by defining the basic operations in the bV syntax then illustrates
how they are composed into higher functionality. An approximation of the full gram-
mar for application-specific instruction definitions can be found in Section D.1.
At the highest level, every instruction definition starts by declaring which RLU
operation ID, RID, it is defining. Then, it names the registers (there are zero, one,
or two of them) that will be sourced in the instruction definition. The destination
register is not needed. The source register names must be valid register names, but
they are somewhat arbitrary and are used simply for distinguishing between registers
when a definition references two different registers; the actual compiled instruction is
register-agnostic. The right hand side of an instruction definition uses some arbitrary
combination of the bV operators (described shortly) to specify the operations that
will determine the contents of the 32-bit output vector.
rlu[RID](r1,r2) := [right hand side];
The right hand side must be terminated by a semicolon, and after constant-folding
and numerous compiler optimizations, the right hand side must reduce to something
that the RLU hardware can perform in one instruction. Namely, only 1-ary, 2-ary,
and a few restricted 3-ary functions may remain and inputs to those functions must
require only permutative operations to synthesize them.
bV Operators and Immediate Values
The syntax for specifying software-defined instructions is more general than what
the hardware can execute in a single operation, partly for the programming con-
venience of automatically folding constants and eliminating unnecessary operations.
The compiler is quite good at reducing the input definitions. With that said, the
basic operators in bV are as follows. They can be mixed and matched arbitrarily.
116
Permutative Operators:
~ Complementation
[] Bit Selection
{} Concatenation and Replication
Arithmetic Operators:
+ Addition
- Subtraction
- Negation
Logical Operators:
| Or
~| Nor
& And
~& Nand
^ Xor
~^ Xnor
Comparative Operators:
< Less Than
<= Less Than or Equal
> Greater Than
>= Greater Than or Equal
== Equal To
!= Not Equal To
Table Lookup Operator:
lut()
Bit Extension:
zext?()
sext?()
4-bit Wide 2:1 Mux:
mux()
bV immediate values are encoded by specifying the bit precision of the immediate
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value followed by a tick character, a base specifier, then the number encoded in the
appropriate base representation. Assuming a 16-bit immediate value for purposes
of discussion, the syntax over the various bases for specifying the numbers 15 and
0xFADE and -1 are as follows. Presently only hexadecimal and decimal representa-
tions are allowed, but adding support for the others is trivial if desired. Notice that
the ” ” character can be used to separate digits for readability and that a negative
sign should be placed to the right of the bit precision and base specifier.
16’hF ; hex
16’d15 ; decimal
zext16(15) ; decimal
16’hFADE ; hex
16’hFA_DE ; hex
16’d64222 ; decimal
zext16(64222) ; decimal
16’hFFFF ; hex
16’h-1 ; hex
16’d-1 ; decimal
sext16(-1) ; decimal
Composing Operators for Higher Functionality
The key insight in the bV syntax is that from two exceedingly simple permutative
operations and a standard set of computing functions, a vast array of higher function-
ality can be composed. The permutative operations are single-bit bit-selection and
concatenation of single-bit bit-selections. Single-bit bit-selection simply refers to the
ability to select a value for a bit from any of the 64 bits of input or their complements
or ”1” or ”0”. Concatenation just implies that that the selection operation can be
performed at each bit-position in each input to a function, and that function outputs
may be joined in some predefined order.
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Concatenation orderings pack arguments together such that the MSB of the argu-
ment currently being processed will be adjacent to the LSB of the argument next to
be processed. The LSB of the rightmost argument to the concatenation will be the
LSB of the concatenation result; the MSB of the leftmost argument to the concatena-
tion will be the MSB of the concatenation result. The bit precision of each argument
implies the starting bit position for the bits in the next argument.
The higher-level functionality in the bV language just coordinates selection choices
for function inputs and specifies join-orders for function outputs. Through a series of
simple examples, this section demonstrates the concepts and their powerful implica-
tions.
General Bit-selection The following examples illustrate the functionality of single-
bit bit-selection operations. From the 64 input bits, the first instruction selects the
value of the 11th bit of r2 and takes its complement. The second selects the explicit
value ”0”.
rlu[5](r2) := ~r2[11];
rlu[5]() := 1’b0;
Single-bit-selection can be combined with concatenation for general bit-selection.
The compiler provides two ways of specifying general bit-selection; the following two
instructions are the same. The latter is syntactic sugar for concatenating a range of
single-bit bit-selections.
rlu[9](r1) := { r1[6], r1[5], r1[4], r1[3], r1[2] };
rlu[9](r1) := r1[6:2];
General Bit-reversal Building upon general bit-selection, bit-selection can be
used to reverse the bit-ordering of the input. The following two instructions reverse
the bit-ordering of a part of the input.
rlu[11](r1) := { r1[11], r1[12], r1[13], r1[14] };
rlu[11](r1) := r1[11:14];
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Shift and Mask Bit-selection can be used to perform shifts by constant factors,
and can implement bit-clearing operations. Take a close look at a previous example.
rlu[9](r1) := r1[6:2];
Bit-selection grabs a range of bits from the input and places them in the output.
In this case, the operation has had the same affect that the built-in rrm instruction
would. In effect, both the bV example above and the rrm instruction shift right by
two places and mask with 0x1f.
rrm r2, r1, 2, 0x1f
Incidentally, the bit-selection operator can reverse the input bits by specifying the
range as 2:6 instead of 6:2. This is something rrm cannot do.
Vector-packing Consider a vector-packing example where two vectors of 16-bit
data need to be packed into a single vector of 8-bit values because none of the data is
truly 16-bit. Maybe the precision was 16 bits at some point in a series of computations,
but now it requires just 8-bit precision. The operation can be achieved with bit-
selection and concatenation.
rlu[12](r1,r2) := { r1[23:16], r1[7:0], r2[23:16], r2[7:0] };
Rotate-and-mask Rotation by a fixed amount can also be achieved by combining
concatenation and bit-selection. Consider the example where a right-rotate by 5
positions is desired. The operation can be achieved as follows.
rlu[1](r1) := { r1[4:0], r1[31:5] };
Furthermore, the operation can be extended to the functionality of the rrm in-
struction by applying a mask. Suppose that every other bit of the result should be
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masked. There are at least three ways to do so. Some take advantage of the compiler’s
constant-folding abilities.
rlu[7](r1) := { r1[4], 1’h0, r1[2], 1’h0, r1[0], 1’h0, r1[30], ...,
r1[6], 1’h0 };
rlu[7](r1) := { r1[4:0] & 5’h15, r1[31:5] & 27’h2AAAAAA };
rlu[7](r1) := { r1[4:0], r1[31:5] } & 32’hAAAAAAAA;
Explicit Bit-insertion Consider an additional example where a 4-bit unsigned
value must be added to an 8-bit unsigned value. The operation can be performed in
two different ways (actually more), one of which uses a little bit of syntactic sugar in
the compiler for zero-extension. Both ultimately rely on the Bit Permuter’s ability
to insert explicit bit-patterns. In this case, a pattern of four zeroes is inserted.
rlu[11](r1,r2) := {4’h0, r1[3:0]}+r2[8:1];
rlu[11](r1,r2) := zext8(r1[3:0])+r2[8:1];
Consider an additional example in which a generic 32-bit constant value can be
added to another value without requiring long-term storage in a register and with-
out requiring two instructions to generate it on the fly: lui and addiu. In register-
constrained code with a tight loop, this makes for an interesting use of application-
specific instructions.
rlu[29](r1) := 32’h89ABCDEF + r1;
Bit-replication Concatenation can also be used to perform replication operations.
Consider the case where a 4-bit value needs to be sign-extended to an 8-bit value to
be added to an 8-bit value. The operation can be performed in several ways.
rlu[15](r1,r2) := {r1[3], r1[3], r1[3], r1[3], r1[3:0]}+r2[8:1];
rlu[15](r1,r2) := {4{r1[3]}, r1[3:0]}+r2[8:1];
rlu[15](r1,r2) := sext8(r1[3:0])+r2[8:1];
The compiler supplies two forms of syntactic sugar for this operation. The first
is more general than the second. The second only performs replication on the MSB
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whereas the first replicates its entire argument. Consider two equivalent instructions
for generating a vector of four 7-bit values to provide fan-out of four for a single 7-bit
value. In a sense, replication is a fan-out operator.
rlu[7](r1) := { r1[7:1], r1[7:1], r1[7:1], r1[7:1] };
rlu[7](r1) := 4{r1[7:1]};
Lookup Tables All of the techniques discussed so far can be used to wire-up inputs
to the AVGSIMD lookup table unit. Each lookup table functional unit always has an
output precision of four bits and outputs must be aligned at 4-bit boundaries in the
RLU instruction concatenation. Specifically, a lookup in bank 0 fills bits 0 to 3 of the
output vector; bank 1 fills bits 4 to 7; bank 2 fills bits 8 to 11, etc. The constraint is
somewhat less than ideal, but the fine-grained permutation makes short work of the
limitation. Fortunately, the lookup table units are the only functional units in the
RLU with such alignment requirements.
To see how the lookup table banks are used, consider an example where one needs
to test whether or not five 8-bit values are in sorted order. The following instructions
can accelerate the operation.
#define a r1[31:24]
#define b r1[23:16]
#define c r1[15:8]
#define d r1[7:0]
#define e r2[31:24]
rlu[17](r1,r2) := r3 = {a<=b, b<=c, c<=d, d<=e};
rlu[18](r3) := lut({8’h80, {r3[31], r3[23], r3[15], r3[7]}});
Assume the output of the first instruction is fed to the input of the next instruction.
In the first instruction, the five values are compared in four parallel comparisons and
the compare functions set the MSB of their results. The significant bits in the compare
results are coalesced into four bits and fed into a lookup table. The 4-input table is
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mapped into a range of the bank 0, 12-input table starting at address 2048 and ending
at address 2063. The 4-input table performs a 4-input AND operation, returning 4’h1
if the values are in sorted order and returning 4’h0 if not.
The eight lookup table banks can also be used in parallel. The following example
illustrates how the same inputs may be fanned-out to multiple lookup tables to realize
output functions of precision greater than four bits. Consider the example of a 4:12
decoder.
rlu[28](r1) := {
lut({8’h0,r1[3:0]}), lut({8’h0,r1[3:0]}), lut({8’h0,r1[3:0]})
};
Assuming the address range 0-11 of 0-15 in banks 0, 1, and 2 are appropriately
programmed to realize a 4-input/12-output decoder, the 4-bit input value i will result
in the ith bit of the output being asserted.
5.4.5 Lookup Table Initialization Definitions
Lookup table initializations are defined on a per-bank basis. Recall that the RLU has
eight banks of lookup tables. A initialization for a given bank specifies which bank
then defines 4-bit values for each input combination of bits. Recall that each bank
has 12 inputs for a total of 4096 possible input combinations. The definition syntax
supports a rather compact representation that allows one to specify the assignments
for a complete range within the lookup table at once to define sub-tables within the
larger table. The high-level format of a definition looks as follows. An approxima-
tion of the full grammar for specifying lookup table initializations can be found in
Section D.1.
lut[bank]:= {
[range 1] : [function 1],
[range 2] : [function 2],
...
[range n] : [function n]
};
123
Referencing Address Ranges
Ranges are specified with binary bit-representations. The alphabet includes ”0”, ”1”,
”X”, and ” ”. ” ” is discarded; it is mainly for human-readability. The use of ”X”
is what allows a ”range” to be a range of values in the general sense instead of the
degenerate case where it is just a single input combination. Holding low bits constant
while allowing higher bits to vary creates non-contiguous ranges with a corresponding
power-of-two stride between table elements. Holding high bits constant while allowing
the low bits to vary creates contiguous ranges. Any unspecified input combinations
are filled with some arbitrary constant initialization value. Some examples follow.
00_XX_XXXX_XXXX references table elements 0-1023
01_XX_XXXX_XXXX references table elements 1024-2047
10_00000_XXXX_0 references table elements 2048, 2050, 2052, ..., 2078
Tables need not, in principle, be mapped to address ranges that can be specified in
the compact form. When desired, the explicit per-combination form should be used
for the portions of the range the compact form cannot be used for.
Specifying Functions for a Range
Setting ranges aside for the moment, the syntax for defining functions of the input
variables is similar to the syntax for the right hand side of application-specific in-
struction definitions. The only differences are that the right hand side of the lookup
table definition doesn’t reference registers, it references individual bits and the final
output precision of the bit-vector must be no more than 4-bits not 32.
Interestingly, the right hand side of lookup table definitions have completely un-
constrained syntax. Since for each input combination the values of the bits are known,
all operations, regardless of how nested and ugly can be reduced to constants as re-
quired. This is the major reason the bV syntax allows things that the RLU cannot
do; the same grammar is used for specifying lookup table definitions which always
evaluate to constant values. The following example is the lookup table program that
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corresponds to the application-specific instruction definitions from before that check
to see if five 8-bit values are in sorted order.
lut[0]:= {
0_XXXXXXXXXXX : [some 11-input function],
10000000_XXXX : i3 & i2 & i1 & i0,
10000001_XXXX : [some other 4-input function]
...
};
In the example, the relevant range of the lookup table is addresses 2048-2063;
a 4-input AND table has been mapped there. ii is the i
th bit of the address. The
table realizes a 4-input AND function. The compiler sweeps over all 16 possibilities
in ”10000000 XXXX” and evaluates the function ”i3 & i2 & i1 & i0” against every
input combination for those values. Address ”10000000 0101” sets <i3, i2, i1, i0> to
<’0’, ’1’, ’0’, ’1’>.
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Chapter 6
Software SoC Studies
This section develops and analyzes two case studies in the Software SoC communica-
tions systems sub-domain. The applications are an 802.11a convolutional encoder and
an 8b/10b block encoder. These studies have been carefully selected to demonstrate
Evolve’s bit-level enhancements. They focus on the utility of the RLU and do not
use Evolve’s other introspection mechanisms. Case studies specific to Introspective
Computing may be found in Chapter 7.
These applications do, however, indirectly relate to Introspective Computing in
that the RLU is an important architectural mechanism for reducing software over-
head in partner cores in the analysis and optimization actions of the introspective
optimization cycle. Reduced software overhead translates into improved latency and
throughput in introspective optimization.
The convolutional encoder and 8b/10b block encoder applications in this sec-
tion are specified in the bV RTL language. They demonstrate programmatically the
expressive freedom of bV’s application-specific instruction and lookup table initial-
ization definitions. Familiarity with the bV syntax is assumed; refer to Section 5.4
for a description of the syntax.
This section is organized into two parts: one for specification of the applications
and one for analysis. Single-core Evolve bV implementations are compared against
comparable single-core implementations for the Raw processor architecture.
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6.1 Software SoC Applications
This section is organized into two parts: one for specifying the 802.11a convolutional
encoder and one for the 8b/10b block encoder. The first describes the purpose and al-
gorithm of the 802.11a convolutional encoder. Then it describes a single-core software
implementation for the Raw processor and develops a single-core bV implementation
for the Evolve processor. The second part does the same for the 8b/10b block en-
coder. The bV convolutional encoder and the 8b/10b block encoder achieve 144x and
4x the performance of the Raw implementations, respectively.
6.1.1 802.11a Convolutional Encoder
This section showcases the RLU’s parallel, many-input lookup tables for paralleliza-
tion of the convolutional encoder used in an 802.11a system. A convolutional encoder
is mapped to one Evolve core.
Figure 6-1 shows the 802.11a convolutional encoder. A convolutional encoder is
used to add error correction to a communications stream. The 802.11a convolutional
encoder shifts in one bit per 2-bit output, but combines the input bit with a window
of six other previous bits to determine the two output bits.
Each of the two outputs is an XOR function of different bits in the 7-bit input
window. The XOR functions smear each input bit across seven different 2-bit outputs
in a way that allows a decoder to recover from 1-bit errors.
For one part of his Master’s thesis [27], Wentzlaff develops single-core code for Raw
to implement the 802.11a convolutional encoder. Since Evolve is backward compatible
with Raw code, the Raw code will be used as a basis of comparison against the bV
implementation. The inner loop of Wentzlaff’s code may be found in Figure 6-2.
There are no stalls in the code; the 9-instruction loop body executes in 9 cycles.
Wentzlaff’s code assumes that one bit is input to the core at a time over the static
network. His code interleaves the outputs of the two functions such that one bit for
each function is outputted for each input bit but in alternating order. His algorithm
shifts the input bit from the static network into a shift register at each loop iteration.
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Figure 6-1: The 802.11a Convolutional Encoder. This figure from [27] shows the
convolutional encoder used in 802.11a wireless communications. The rate 1/2 encoder
generates a 2-bit output for each input bit shifted in. Each output function XORs
together the indicated bits in the input window.
; this is the mask for output function 0
li r11, (1<<6) | (1<<4) | (1<<3) | (1<<1) | (1)
; this is the mask for output function 1
li r12, (1<<6) | (1<<5) | (1<<4) | (1<<3) | (1)
loop:
sll r9, csti, 6
or r8, r8, r9
and r9, r8, r11
and r10, r8, r12
popc r9, r9
popc r10, r10
andi csto, r9, 1
andi csto, r10, 1
srl r8, r8, 1
j loop
Figure 6-2: The Raw 802.11a Inner Loop. Code from [27].
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Within that iteration, for each output function, a copy of the shift register has the
irrelevant bits masked away and the XOR function is performed using Raw’s parity-
calculating instruction popc. The low bit of the popc result is the XOR of all of the
relevant bits, and it is sent out to the static network.
A bV implementation is capable of 144x the throughput of the Raw code. The
bV code parallelizes the computation but still runs in a single core. Since there is no
feedback in the encoder and since the next output only depends on one additional
input and one less existing input, parallelization is straightforward. In effect, a total
of four outputs can be flattened into a single lookup operation with 7+3=10 inputs.
In fact, observing that bit 2 is unused in the outputs, it can be discarded to bring
the total down to just nine inputs if desired.
The bV code for the parallel implementation follows. It relies upon some coordina-
tion with the static switch processor. To reduce the complexity in the explanation, an
approximation of the actual switch code is used. The switch code really does nothing
fancy; it just buffers and repeats input data in a regular pattern for the processor.
; bV kernel for 802.11a convolutional encoder
; definitions
lut[0]:= {
00_XXXXXXXXXX : {i9^i7^i6^i4^i3, i8^i6^i5^i3^i2,
i7^i5^i4^i2^i1, i6^i4^i3^i1^i0},
01_XXXXXXXXXX : {i9^i8^i7^i6^i3, i8^i7^i6^i5^i2,
i7^i6^i5^i4^i1, i6^i5^i4^i3^i0}
};
; lut[1]-lut[7] should be initialized to the same
; RLU instructions
rlu[1](r1,r2):= {
lut({2’h0, r2[5:0], r1[31:28]}), lut({2’h0, r2[1:0], r1[31:24]})
lut({2’h0, r1[29:20]}), lut({2’h0, r1[25:16]})
lut({2’h0, r1[21:12]}), lut({2’h0, r1[17: 8]})
lut({2’h0, r1[13: 4]}), lut({2’h0, r1[ 9: 0]})
};
rlu[2](r1,r2):= {
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lut({2’h1, r2[5:0], r1[31:28]}), lut({2’h1, r2[1:0], r1[31:24]})
lut({2’h1, r1[29:20]}), lut({2’h1, r1[25:16]})
lut({2’h1, r1[21:12]}), lut({2’h1, r1[17: 8]})
lut({2’h1, r1[13: 4]}), lut({2’h1, r1[ 9: 0]})
};
loop:
mut csto, csti2, csti, 1
mut csto, csti2, csti, 2
j loop
; approximation of portion of switch code used for input to
; processor. output routing not shown for clarity
startup:
nop route cWi->r0
loop:
nop route r0->csti2, cWi->csti, cWi->r1
nop route r0->csti2, r1->csti
nop route r1->csti2, cWi->csti, cWi->r0
j loop route r1->csti2, r0->csti
The code assumes that, rather than having one bit a time streamed into the Raw
chip, 32-bit deserialized chunks of the input are streamed in at once on every other
clock cycle. In each mut operation, a 32 bit chunk of output is generated for one of the
encoder functions. Like Wentzlaff’s code, the output to the static switch alternates
between encoder functions. The static switch code is coordinated to deliver the bits
each mut instruction needs using both static network input ports so that 38 input bits
may be delivered for each 32 bits of output; at each step, the output corresponding
to input bit 31 requires looking ahead six bits in the next 32-bit chunk of input data.
The switch always passes the oldest chunk through csti2.
Assuming loop unrolling, 32 2-bit outputs are generated every 2 instructions.
Compare against the 1 2-bit output every 9 instructions in the unrolled Raw code.
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Figure 6-3: An 8b/10b Encoder. This figure from [27] details an 8b/10b block encoder.
Each 8-bit input block results in a 10-bit output. The running disparity of the output
is tracked for DC-balancing.
Assuming the same Raw and Evolve clock, Evolve achieves a 144x throughput im-
provement. See the Analysis Section for discussion of the Evolve features that lend
the amazing 144x improvement. Incidentally, the output does not have to be gen-
erated in 32-bit chunks alternating between the two encoder functions. More than
likely, it is possible to interleave the output functions at the single-bit granularity
while maintaining the 144x throughput improvement.
6.1.2 8b/10b Block Encoder
This section is meant to demonstrate the utility of the RLU for code with extremely
tight serial dependencies. Another communications-oriented Software SoC applica-
tion, the 8b/10b block encoder, is studied. Unlike the convolutional encoder, tight
feedback in the 8b/10b encoder makes parallelization impractical.
Like the convolutional encoder, an 8b/10b encoder encodes data for single-bit error
correction. Unlike the convolutional encoder, however, the 8b/10b encoder takes a
block of eight bits of input at a time, outputting a 10-bit code for each block. A
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loop:
or r9, csti, r8 ; make our index
sll r10, r9, 2 ; get the word address
lw r9, bigTable(r10) ; get the number
or r0, r0, r0 ; stall
or r0, r0, r0 ; stall
andi csto, r9, 0x3ff ; send lower ten bits out to net
srl r8, r9, 7
andi r8, r8, 0x200
j loop
Figure 6-4: The Raw Single-core 8b/10b Inner Loop. Code from [27].
running parity bit is used from block to block for DC-balancing transmissions, and
the block encoding is such that the decoder can recover the transmission clock.
In his Master’s thesis, Wentzlaff studies the 8b/10b encoder as well. He develops
a single-core 8b/10b implementation for Raw. The inner loop of Wentzlaff’s high-
performance, single-core Raw application may be found in Figure 6-4. Stalls are
explicitly listed; the loop body executes in 8 cycles.
The code assumes that one 8-bit block is inputted each cycle over the static
network. The input block is combined with the parity feedback from encoding the
previous block and used to index into a lookup table. The table output includes
a 10-bit 8b/10b codeword, a parity bit and some other information used elsewhere.
The 10-bit codeword is extracted and sent out to the static network, and the parity
is extracted for use in the next iteration. The two or instructions in Wentzlaff’s
code after the load are stall cycles due to the load hazard on Raw. Unfortunately,
the loop’s tight dependencies prevent any of the computation from filling the hazard
cycles.
With little effort, Wentzlaff’s Raw code can be converted into RLU instructions
that reduce the number of instructions in the dynamic instruction stream by a factor
of 4x if one assumes loop unrolling for both implementations.
lut[0]:= { 00_XXXXXXXXXX : [8b/10b code][3:0] };
lut[1]:= { 00_XXXXXXXXXX : [8b/10b code][7:4] };
lut[2]:= { 00_XXXXXXXXXX : {2’h0, [8b/10b code][9:8] };
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lut[3]:= { 00_XXXXXXXXXX : [other_data][3:0] };
lut[4]:= { 00_XXXXXXXXXX : {1’h0, parity_bit, other_data[5:4]} };
#define index {2’h0, r8[18], 1’h0, csti[7:0]}
rlu[1](csti,r8):= 3{lut(index)};
rlu[2](csti,r8):= {lut(index), 16’h0};
; unrolled loop; RLU hazard removed
mut r9, csti, r8, 2
mut csto, csti, r8, 1
mut r8, csti, r9, 2
mut csto, csti, r9, 1
mut r9, csti, r8, 2
mut csto, csti, r8, 1
...
The bV code makes similar input and output assumptions the Raw code does.
The only difference is that the static switch in this case is assumed to send each 8-bit
block input twice to the processor–a trivial modification to the static switch code.
The bV code combines the block and parity bit and performs a lookup all in the
same instruction. The loop is unrolled and the order of the instructions inverted to
hide the RLU hazard, but it is still easy to see that each iteration requires a dynamic
instruction stream of just 2 instructions. Compare this with the 8 an unrolled version
of the Raw code would require.
If one assumes the same clock for Evolve and Raw, the Evolve bV code achieves
4x the throughput in what is intrinsically serial code. See the Analysis Section for
discussion about the Evolve features that make the 4x speedup in serial code possible.
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6.2 Software SoC Analysis
This section is organized into two parts: one for analyzing the features of the RLU
that enable the 144x speedup for the 802.11a convolutional encoder and one for the
4x speedup for the 8b/10b block encoder. This section shows that the rate 1/2
convolutional encoder is able to sustain an input rate of 10Gbps assuming just a
625MHz core.
The convolutional encoder exploits the RLU Bit Permuter’s arbitrary fan-out and
the RLU’s parallel, many-input tables to fold 32 iterations of the convolutional en-
coder into a single step. Each step if further accelerated by flattening many operations
into a single one using the RLU’s CISC-like pipeline for fusing permutative and logic
operations.
As mentioned, the 8b/10b block encoder is intrinsically serial. The block encoder
exploits the scratchpad lookup tables of the RLU to save a cycle of load hazard over
using a lookup in a cache. The block encoder also takes advantage of the RLU’s CISC-
like pipeline for fusing permutative operations into lookup operations, eliminating
the overhead of first calculating table addresses. Since table address calculations are
effectively free, the code replicates them to break a serial dependency which allows
the code to be scheduled in a way that hides RLU pipeline latency.
6.2.1 802.11a Convolutional Encoder
The convolutional encoder showcases Evolve’s adaptive sub-word parallelism. Using
just a single core, a parallel version of the encoder in bV improves performance over
a single-core Raw implementation by 144x. This is, of course, an improvement in the
number of dynamic instructions per output; actual performance results may depend,
in general, on the clock frequency of Evolve cores relative to Raw cores. But even if
the Bit Permuter in the RLU had to be pipelined to make speeds, there is no feedback
in the convolutional encoder so 144x speedup would still be achieved.
Multicore versions of the application would achieve even greater speedup. It is not
possible to improve throughput further in an Evolve single-core implementation; the
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Table 6.1: Summary of 802.11a Speedup Components
RLU Architectural Characteristic Speedup Factor
Arbitrary Fan-out and Parallel, Many-Input Tables 32x
CISC-like Permute-Execute Fusion 4.5x
Total 144x
single-core version utilizes 100% of the theoretical processor throughput, generating
32-bits per cycle. At 625MHz, for example, a single Evolve core running the bV rate
1/2 convolutional encoder would encode data at an input rate of 10Gbps and 20Gbps
output.
To summarize, in roughly 30 lines of bV RTL, the 802.11a rate 1/2 convolutional
encoder maps to a single 625MHz Evolve core with 10Gbps throughput which is 144x
the performance a comparable Raw core can achieve. Several key factors lead to
the speedup; the following discussion highlights them, and Table 6.1 summarizes the
speedup components.
Arbitrary Fan-out and Parallel, Many-Input Tables
The parallelization approach used in the bV code requires the fine-grained ability
to fan-out a single bit to as many as 14 different functions since each input bit to
the convolutional encoder affects seven 2-bit outputs. Furthermore, the 1:14 fanout
operation has to be performed for slightly more than 32 different bits simultaneously.
A crossbar-like bit permuter such as the one in the RLU is the key to arbitrary fanout.
The many-input tables of the RLU allow complex logic functions to be realized
in a single step. The bV code for the convolutional encoder is able to flatten four
encoder iterations into a single table lookup. Many-input tables combined with the
arbitrary fan-out of the Bit Permuter allow the bV code to exploit all eight banks of
lookup tables at once. 32 encoder iterations are flattened into a single operation for
a 32x factor of the total 144x improvement.
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CISC-like Permute-Execute Fusion
The RLU allows permutative operations as pre-operations before the real operation
in the RLU pipeline. The alternative approach views permutation as a stand-alone
operation. What the RLU can do in one operation takes four in the alternative. Since
the register file and bypass paths are constrained to 32-bit values, the alternative
would take 3 instructions to generate the 96 bits of data fed to the eight 12-input
lookup tables in the RLU. A 4th instruction would then have to source three registers
at once, increasing the number of read-ports in the register file, to perform the lookup
operation.
Said another way, fusing permute and execute operations into a logically unified
2-stage operation overcomes a register file bandwidth limitation1. In essence the
Bit Permuter in the RLU decompresses and fans-out input data beyond the 32-bit
datapath limit into 96 bits via 3 simultaneous permutation operations, enabling the
RLU to provide a 4.5x throughput improvement on top of the 32x improvement from
before.
6.2.2 8b/10b Block Encoder
The 8b/10b block encoder showcases Evolve’s abilities to optimize critical loops of
code with tight serial dependencies that make parallelization awkward. Using just
a single core, Evolve accelerates the encoder by a factor of 4x over a single-core
Raw implementation. Again, the improvement is cited as a reduction in the number
of instructions executed; in this case, Evolve’s clock frequency relative to Raw will
impact the actual performance. The Bit Permuter logic may need to bleed into
Evolve’s RF stage and TC stages to make timing and maintain the 4x speedup.
However, 4x is not the maximum performance improvement Evolve can achieve.
A parallel version might speculate on the parity input in the style of a carry-select
adder to select the encoding output for the right parity input. Maximizing perfor-
mance was not the objective here. The 4x improvement demonstrates something
1Recall that Bit Permuter results are not bypassed; they feed directly to the next stage.
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more fundamental: performance improvements are possible even for code with tight
serial dependencies. The RLU features that enable the speedup follow.
Reduced Load Data Latency
The Raw 8b/10b implementation realizes bit-level logic using a lookup table in the
data cache. Unfortunately, cache accesses have an associated latency before the data
is ready; on Raw, load data cannot be used until the third instruction after the load.
The tight serial dependencies in the 8b/10b code prevent the hazard from being
filled with useful computation. The Evolve bV implementation, on the other hand,
leverages the RLU’s un-cached scratchpad memory for lookup tables to save one cycle
of load latency.
Accelerated Load Address Calculations
Almost half of the code in the Raw 8b/10b inner loop is devoted in some way to
address generation for the lookup table step. Typical processor load mechanisms
limit address generation facilities to adding a signed immediate offset to a base address
because that is what is useful for general-purpose programming. When dealing with
single-bit inputs to a lookup table, however, many bit-fiddling steps are required to
pack the input bits together before feeding them to the table. The bits must be
tightly packed and must have pre-assigned positions in the packing to minimize the
memory footprint of the lookup table.
On Raw, this translates into many shift, AND, and OR operations. Sometimes
the rlm instruction can accelerate the operations; sometimes it cannot. Whether or
not rlm can be used depends greatly upon whether or not the bit-twiddling operations
happen to be expressible with a shift and a mask. In contrast, the Evolve Bit Permuter
freely routes individual bits into the proper places, even inserting constant-valued
bits where necessary to generate a load address. When tables are aligned in memory
which is easy to do, the entire address-generation step can be done with a single
permutation in the permute stage of the RLU. The address is then fed to the lookup
table in the next stage. In a sense, what the Bit Permuter does is generalize the
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existing hardware facilities for generating load addresses. For 8b/10b, this eliminates
half of the instructions in the inner loop.
Parallelism Via Replicating Computation
In Wentzlaff’s Raw implementation, the table lookup retrieves the running parity bit,
other data, and the 8b/10b block code in one operation, presumably to minimize the
memory footprint of the lookup table2. The Evolve bV code is able to decrease the
serial dependency between getting the 10-bit block code and updating the running
parity bit by partitioning them into separate table operations and replicating the
address generation computation. The RLU performs the address generation compu-
tation for free so no penalty is incurred. Because the serial dependency is broken, the
code can then be scheduled in a way that works around the RLU’s pipeline latency
so that no cycles are wasted.
2It may be possible in the Raw code to use 16-bit table entries instead of 32-bit table entries and
partition the existing table into two tables to increase throughput to 1.125x.
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Chapter 7
Run-time Component Studies
Building upon the demonstrated bit-level enhancements of the RLU in Chapter 6,
this chapter develops and analyzes two run-time optimization components for Intro-
spective Computing that exercise the rest of Evolve’s Partner Cores introspection
mechanisms. This chapter develops the Dynamic Partner-Assisted Branch Predictor
and the Introspective L2 Memory System (IL2). These examples mirror the Part-
ner Cores example in Figure 1-1 in the Introduction; the components may be used
simultaneously for the same code core.
The branch predictor partner core adds gshare dynamic branch prediction to a
code core to optimize performance by reducing the number of stalls resulting from
branch mispredicts. The IL2 partner core adds a software L2 cache in the memory
hierarchy for one or more code cores to optimize performance and power by saving
the latency and power of DRAM accesses. Within the IL2, to further optimize perfor-
mance and power, caching mechanisms are coupled with smart, application-specific,
Structure-Aware prefetchers that retrieve cachelines early to avoid the latency of
DRAM accesses in code core execution and schedule future memory accesses in ways
that reduce the latency and power consumption of the DRAM accesses.
Both run-time components demonstrate how Evolve’s features synthesize for a
flexible, high-performance platform for Introspective Computing software. Recall that
Evolve’s Partner Cores mechanisms pipeline the introspective optimization cycle over
a mixture of hardware and software. The mechanisms provide out-of-band hardware
141
to hide optimization latency and improve optimization throughput. Analysis and
optimization are performed in software for flexibility but are accelerated by the RLU
to hide the overhead of that flexibility. These run-time components programmatically
demonstrate the pipeline end-to-end.
The branch predictor additionally demonstrates Evolve’s hardware extensibility
via application-specific coprocessors, adding gshare dynamic branch prediction to a
code core (recall that Evolve cores elect static branch prediction over spending the
silicon area on dynamic branch prediction hardware since the mispredict penalty is
relatively low). The branch predictor also demonstrates Evolve’s self-modifying code
mechanism, modifying static branch prediction bits in the code core’s branch instruc-
tions for the effect of dynamic branch prediction. And perhaps most importantly,
the branch predictor demonstrates the need for low overall introspective optimization
latency and high throughput.
The Introspective L2 Memory System (IL2) demonstrates two further things: the
versatility of the Evolve architecture and the utility of having the full resources of
a partner core for introspective optimization. The IL2 concept retasks the silicon
resources of what could otherwise be compute code cores as memory partner cores.
Introspective Computing software may dynamically load-balance cores between com-
pute and IL2 memory functions. The added computational bandwidth of having a
stand-alone core for the IL2 allows the IL2 partner core to spend spare cycles on
smart prefetching which complements the power and latency savings of caching with
optimizations that exploit knowledge of pipelined DRAM internals for reductions in
latency and power.
This chapter is organized into two parts: one for specification of the branch
predictor run-time optimization component and one for the IL2 component. RLU-
accelerated time critical portions of each component are compared against a hypo-
thetical architecture we dub evolve (lower-case) which includes all of Evolve’s in-
trospection mechanisms except for the RLU. The comparison of Evolve implemen-
tations against comparable evolve implementations extracts the RLU’s contribution
to overall throughput and latency in introspective optimization for the two run-time
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components we investigate.
7.1 Dynamic Partner-Assisted Branch Predictor
The Dynamic Partner-Assisted Branch Predictor run-time component monitors branch
resolutions in a code core and uses a simple form of self-modifying code to manipulate
static branch prediction bits in the code core’s branch instructions for the effect of
hardware dynamic branch prediction. This section begins with an overview of the
Partner Cores partnership interface that allows it to do so. Implementation details
follow the overview.
7.1.1 Core Partnership Interface Overview
As Figure 7-1 illustrates, the branch predictor partner core collects branch resolution
traces from a code core which it uses to update branch predictor state within the
partner core. When processing for a branch resolution causes the predictor state
to change the predicted branch direction, the partner core sends a shared memory
message to its code core. The shared memory message modifies the relevant branch
instruction in the code core to change the static branch prediction bit to reflect the
new predicted direction, emulating the effect of having hardware dynamic branch
prediction in the code core.
To orchestrate the partnership, event counters and Event-Triggered Messages
within the code core are configured to report each branch resolution to the partner
core, dropping messages if the network backs up. Event messages include metadata
in the usr field of the header to distinguish between taken and not taken branches.
Branch prediction processing is performed in interrupt handlers. Message-Metadata-
Triggered Interrupts are configured in the partner core to monitor for the branch
taken and not taken message header usr values. When a branch taken event mes-
sage is received, for example, the interrupt vector for that usr value is retrieved and
inserted into the interrupt request queue. The interrupt vectors in the partner core
must therefore be appropriately configured as well.
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Figure 7-1: Branch Prediction Partnership Interface. This figure illustrates the event
reporting and optimization commit interfaces between a generic application code
core component and the branch predictor partner core run-time component. Branch
resolutions in the code core trigger trace messages which report the branch direction,
the PC, and the branch instruction bits to the partner core. Pre-parsing of the
event message in the partner core causes an interrupt request to be queued. In
the interrupt handler, the software updates branch predictor state. If the predicted
direction changes (as is assumed in this figure), the partner core sends an optimization
message to the code core. The optimization message is a shared memory write-request
to modify the branch instruction that triggered the event, changing its static branch
prediction bit to reflect the new predicted branch direction. The shared memory
message specifies the memory-mapped PC and the new instruction bits. In general,
during the process, execution in the code core will not have been interrupted.
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7.1.2 Implementation Details
While it is possible to implement many different branch predictors, this study focuses
on gshare; the code for other branch predictors is similar. The first payload word that
comes in from the network is the instruction PC. The PC bits are XOR’ed with global
history bits to index into a set of saturating 2-bit counters. The counter is retrieved
then updated, and if its most significant bit flips, the partner core will update the
branch instruction in the code core to change the static branch prediction bit. Since
branch resolution event messages from the code core include the instruction bits from
the branch instruction, the modification to the static branch prediction bit is made
locally in the partner core then committed to the code core using the shared memory
resource-map optimization abstraction1.
With that said, the bV source for the branch predictor partner core run-time
component will now be detailed. The bV branch predictor is logically simple, but the
actual implementation uses a subtle trick. A simplified version of the code for just
the branch taken case will be detailed instead; the code for the branch not taken case
is similar.
#define HDR r8
#define BHR r9
#define OFF r10
#define SPB r11
#define addr {i7,i6,i5,i4}
#define cnta {i3,i2}
#define cntb {i1,i0}
#define inc(x) mux((x==2’h3)[1], zext4(x)+4’h1, 4’h3)[1:0]
lut[7] := {
0___XXXXXXXXXXX : [initial val], //holds the counters
1_000_XXXX_XXXX : { //2-bit sat counter logic
mux( (addr==4’hf)[3], {2’h0,cnta}, {2’h0,inc(cnta)} )[1:0],
1The length field in the shared memory message encodes how many words should be written at
the resource-map start offset
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mux( (addr==4’he)[3], {2’h0,cntb}, {2’h0,inc(cntb)} )[1:0]
},
1_010_XXXX_XXXX : { //test for a counter flip
2’h0,
(addr==4’hf)[3] & (cnta==2’h1)[1],
(addr==4’he)[3] & (cntb==2’h1)[1]
}
};
lut[6] := {
0___XXXXXXXXXXX : [initial val], //holds the counters
1_000_XXXX_XXXX : { //2-bit sat counter logic
mux( (addr==4’hd)[3], {2’h0,cnta}, {2’h0,inc(cnta)} )[1:0],
mux( (addr==4’hc)[3], {2’h0,cntb}, {2’h0,inc(cntb)} )[1:0]
},
1_010_XXXX_XXXX : { //test for a counter flip
2’h0,
(addr==4’hd)[3] & (cnta==2’h1)[1],
(addr==4’hc)[3] & (cntb==2’h1)[1]
}
};
; lut[5]-lut[0] have same pattern
#define inc_mode {4’h8, r12[5:2]}
#define inc_tst_mode {4’hA, r12[5:2]}
rlu[1](r12) := 8{lut({1’h0, r12[16:6]})};
rlu[2](r13,r12) := {
lut({inc_mode, r13[31:28]}), lut({inc_mode, r13[27:24]}),
lut({inc_mode, r13[23:20]}), lut({inc_mode, r13[19:16]}),
lut({inc_mode, r13[15:12]}), lut({inc_mode, r13[11: 8]}),
lut({inc_mode, r13[ 7: 4]}), lut({inc_mode, r13[ 3: 0]})
};
rlu[3](BHR) := { BHR[30:2], 1’h1, 2’h0};
rlu[4](r13,r12) := {
lut({inc_tst_mode, r13[31:28]}), lut({inc_tst_mode, r13[27:24]}),
lut({inc_tst_mode, r13[23:20]}), lut({inc_tst_mode, r13[19:16]}),
lut({inc_tst_mode, r13[15:12]}), lut({inc_tst_mode, r13[11: 8]}),
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lut({inc_tst_mode, r13[ 7: 4]}), lut({inc_tst_mode, r13[ 3: 0]})
};
rlu[5](r14,r12) := lutsw r14, {1’h0,r12[16:6]}, 0xffffFFFF;
reg_init:
li HDR, [dest=code_core, usr=shared memory write, length=2]
li OFF, _map_imem_start
li BHR, INITIAL_BHR
li SPB, 0x1<<31
j .
taken_handler:
move r16, cmni ; PC
xor r12, BHR, r16 ; form index
mut r13, r12, r0, 1 ; retrieve counters
mut BHR, BHR, r0, 3 ; update BHR
mut r14, r13, r12, 2 ; inc counter
mut r15, r13, r12, 4 ; test for update
lutsw r14, r12, 5 ; write counters
bne- r15, r0, set_pred ; not taken -> taken
move r0, cmni ; throw away instruction
dret
set_pred:
move cmno, HDR ; reply hdr
addu cmno, OFF, r16 ; resource map address
or cmno, cmni, SPB ; set predict bit
dret
In the bV code, global history is kept in the top 30 bits of a shift register called the
Branch History Register (BHR). Every taken branch shifts the contents of the register
left inserting a ’1’; a branch not taken would shift left and insert a ’0’. The BHR
is XOR’ed with bits from the instruction PC to index into 8KB of 2-bit saturating
counter state. Less could be used if necessary, but the space is available here so it is
used.
In the lookup table memory, 16 2-bit counters are stored in each 32-bit scratchpad-
style entry. In principle, the partner core’s counters should be initialized at the start of
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an application to correspond with the static branch prediction bits in the application’s
instructions. In practice, it’s more likely that they would either be initialized to
predicting weakly taken or not taken, initializing all static branch prediction bits in
the application accordingly.
In the bV code, 16 counters are retrieved at once and only one is incremented.
Each of the eight banks of lookup tables handles two counters at a time, composing
their separate update tables into a larger one of more inputs. The update logic in
each bank looks at some of the low-bits of the PC to determine whether or not one
of the counters in it needs to be updated. If it does, the update logic compares the
present counter value against the saturation point, 0x3. If the counter is already 0x3
it is not incremented. If it is not 0x3, it is incremented by 1. While the retrieved
counters are being updated, the branch history register is updated to reflect that a
branch has been taken.
If, during the counter update, no counter flipped from 0x1 to 0x2, the instruction
bits from the event message are discarded. If the high bit a counter flipped, the static
branch-prediction bit in the branch instruction needs to change to predicting taken.
The instruction bits are read in and the static branch prediction bit updated. A
shared memory message is formed and sent back to the code core as required2.
It should be easy to see that the simplified bV code can perform branch updates
with maximum throughput of one branch update every 10 cycles. As mentioned,
the actual implementation is trickier, and it requires just 9 cycles. The optimization
exploits the linearity of the XOR transform to recover the PC from the index and
eliminate the first move instruction.
In the optimized version, simulation results show that the total response-latency
for updating a branch direction is 27 cycles. Additional simulation results suggest
that if the static network were used instead of using the memory dynamic network
for core partnerships, the total response-latency could be reduced to as little as 22
cycles.
2Since Raw’s instructions and other memory-mapped resources are un-cached, the memory-map
fits within a 32-bit address space; a resource address is formed with a single add instruction here.
In the future, the resource address might require two words or a paging scheme.
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Specifically, this means that, for example, if a particular branch instruction is ex-
ecuted twice in 27 cycles and the first execution causes the predicted branch direction
to flip, the second execution will not have the updated prediction in time to use it.
Of course, if the predicted direction does not need changing, the second execution
will have the right prediction.
Raw cannot perform general partner-assisted branch prediction because it uses an
interrupt handler within a core to process an event. The overhead of the interrupt
would squander the benefit of branch prediction. It is interesting, however, to theorize
about an Evolve-like machine that lacks the RLU to determine what the RLU truly
contributes to performance. A sketch of the equivalent partner core code for the
hypothetical evolve architecture follows. Again, just the branch taken handler is
shown, and the following code is untested (it is just a sketch).
#define CTHREE r7
#define HDR r8
#define BHR r9
#define OFF r10
#define SPB r11
#define CTNRS 0x0<< 0 ; memory where cntr state starts
#define INCCNT 0x8<<10 ; start of sat counter inc table
reg_init:
li HDR, [dest=code_core, usr=shared memory write, length=2]
li OFF, _map_imem_start
li BHR, INITIAL_BHR
li SPB, 0x1<<31
li CTHREE, ~0x3
j .
taken_handler:
move r16, cmni ; get PC
xor r12, BHR, r16 ; xor with BHR bits
rrm r4, r12, 6-2, 0x7ff<<2 ; index={r12[16:6],2’h0}
lw r13, CNTRS(r4) ; get 16 counters
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sll BHR, BHR, 1
ori BHR, BHR, 0x4 ; update BHR
rrm r6, r12, 2-1, 0xf<<1 ; r12[5:2]<<1
rrvm r5, r13, r6, 0x3 ; get the desired counter
sll r5, r5, 2 ; word-align it
lw r5, INCCNT(r5) ; tbl for sat cnt and flip
rlvm r14, CTHREE, r6, ~0x0
and r13, r13, r14 ; mask away old cnt bits
andi r14, r5, 0x3 ; extract new cnt bits
sllv r14, r14, r6 ; shift new cnt bits
or r13, r13, r14 ; insert new bits
sw r13, CNTRS(r4) ; write counters
blez- r5, change_pred ; high-bit indicates flip
move r0, cmni ; discard instruction bits
dret
change_pred:
move cmno, HDR ; reply header
addu cmno, OFF, r16 ; resource map address
or cmno, cmni, SPB ; set predict bit
dret
Evolve without the RLU would limit throughput to one branch every 19 cycles–
and with exceedingly tricky code to do so. This seems to be the fairest way to compare
evolve to Evolve, but evolve could make a few tradeoffs to speed up the throughput.
It may be possible to shave a cycle off of the given implementation; the point is not
to design the optimal evolve implementation but to extract the merit of the RLU.
For the evolve implementation, the update latency would be 37 cycles if using the
dynamic network. If using the static network, latency could be reduced to 32 cycles.
The Evolve RLU lends 2.11x the throughput and an improvement of 27%-31% in
total response-latency.
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7.2 Introspective L2 Memory System
The IL2 partner core intercepts and collects DRAM traffic from one or more code
cores and implements an intermediate cache between the code core L1 data cache(s)
and the DRAM to save DRAM latency and power consumption. Within the IL2
partner core, a software cache controller manages the cache. The cache controller
is coupled with a smart prefetcher (also within the IL2 partner core) that can be
customized with application-specific prefetching algorithms. The prefetcher brings
cachelines into the IL2 cache early to hide DRAM latencies in code core execution
and schedules future DRAM accesses in ways that reduce DRAM latency and power
consumption.
Each IL2 partner core may serve multiple code cores as mentioned, and multiple
IL2 partner cores may be logically unified as banks of a larger distributed cache.
Distributed caching requires additional configurability in the memory hash function
of code cores for determining which partner core IL2 bank to message for a particular
cacheline; the concept is a simple extension but is deferred to future work. This
discussion focuses instead on the simple case where one IL2 partner core serves one
or more code cores in stand-alone fashion.
First this section highlights the partnership interface between a generic application
component and the IL2 partner core run-time optimization component. Then this
section gives a high-level overview of the subsystems and state in the IL2 partner
core including a description of Structure-Aware prefetching. The overview leads into
a detailed discussion of several performance-critical pieces of the cache controller
subsystem. Then, this section develops an example Structure-Aware prefetcher for
a JPEG encoder that will be analyzed in Chapter 8 to demonstrate the potential of
application-specific prefetching in the IL2.
7.2.1 Core Partnership Interface Overview
As Figure 7-2 illustrates, an L1 data cache miss in a code core stalls its compute
pipeline and sends a fill request message to the partner core. The IL2 partner core
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Figure 7-2: Introspective L2 Memory System Partnership Interface. This figure il-
lustrates the event reporting and optimization commit interfaces between a generic
application code core component and the IL2 partner core run-time component in
the IL2 read-hit case. A data cache miss in the code core stalls its execution and its
cache state machine triggers a trace message which reports a cache fill request type
and the miss address to the partner core. An eviction request typically follows but is
not shown. Pre-parsing of the event message in the partner core causes an interrupt
request to be queued. In the interrupt handler, the software looks up the cacheline in
its memories. On a hit, the partner core sends an optimization message to the code
core with the cacheline, avoiding a DRAM access. The code core cache state machine
updates its cache then signals execution to resume.
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looks up the L1 miss address in its cache. On a hit, the partner core sends a reply
message to the code core containing the cacheline. On a miss, the partner core first
retrieves the line from DRAM, forwards it to the code core, then updates the partner
core cache; the update in the partner core cache potentially evicts the Least Recently
Used (LRU) line in the set to DRAM to make room. The code core is blocked waiting
for the cacheline; when it receives it, it updates its cache and resumes execution.
Evictions are handled in a similar way. The L1 data caches in code cores are write-
back/write-allocate caches so evictions typically follow fill requests. The eviction
request blocks the code core long enough to send the request but the eviction is
overlapped with blocking for the fill request. The IL2 partner core looks up the L1
eviction address in its cache. On a hit, it overwrites the cacheline in the IL2. On a
miss, the LRU line in the set in the IL2 is evicted to DRAM and the line from the
code core is written in its place.
When not processing cache fill and cache evict requests, the IL2 spends its cycles
analyzing the history of requests to make smart prefetches. In a sense, prefetching
optimizes the performance of the optimizer (the IL2 cache and cache controller) by
reducing the IL2 cache miss rate.
In the partnership between the application component code core(s) and the IL2
partner core, Evolve’s event counters, Event-Triggered Messages, and out-of-band
shared memory engine are not necessary since a code core blocks while waiting for
a cacheline. The cache state machine in a code core is configured to send memory
requests to the partner core instead of the off-chip DRAMmemory controller; different
request types are encoded in the usr field of the message header. In the partner
core, requests are processed in interrupts. Message-Metadata-Triggered Interrupts
are configured to monitor for cache fill and cache evict requests. When a cache fill
request is received, for example, the interrupt vector for that usr value is retrieved
and inserted into the interrupt request queue. The interrupt vectors in the partner
core must therefore be appropriately configured as well.
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7.2.2 IL2 Partner Core Overview
The IL2 partner core complements the 32KB, 2-way set associative, write-back/write-
allocate data cache of a code core with an inclusive, 128KB, 4-way set associative,
write-back/write-allocate cache. Both have a 32-byte line size and use LRU replace-
ment. To manage the cache, the IL2 partner core contains a cache controller. A
customizable prefetcher complements the cache controller to reduce the cache miss
rate and optimize the latency and power consumption of future DRAM accesses.
As Figure 7-3 illustrates, the IL2 uses the 32KB data cache, 32KB instruction
memory3, 64KB static switch memory, and 16KB of RLU lookup table memory in
each core to create the logical 128KB cache; one line of each set is stored in each
memory, viewing the 64KB switch memory as two 32KB memories in this discussion.
The cache controller uses the 128KB memory in a non-blocking cache configuration
so that it may process requests from more than one code core at a time and so
that prefetch requests may be issued without blocking normal requests. The cache
controller and prefetcher use the memory dynamic network to interface to the external
memory controller (and thus the DRAM) as the data caches in code cores would
ordinarily. network.
Cache controller logic and prefetching logic are partitioned via an interrupt thread-
ing model. As depicted in Figure 7-4, the cache controller handles memory requests
through interrupt handler threads, employing a different thread to process each re-
quest type. The prefetcher uses a lower-priority foreground thread that executes in
spare cycles to issue prefetch requests to DRAM. Prefetch replies from DRAM are
processed in the memory request interrupt threads. The cache controller memory
request threads and the prefetcher thread communicate via a FIFO abstraction.
The interrupt threading model is used to facilitate non-blocking cache mecha-
nisms. For example, when the IL2 partner core receives a cache fill request and the
corresponding read handler determines that the line is not present in the IL2 cache,
the read handler sends a request to DRAM then relinquishes control. When the reply
comes back from the DRAM, the reply will trigger a different interrupt to forward the
3A small portion of the instruction memory is unavailable because it has code in it.
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Figure 7-3: Overview of the IL2 Core. This figure shows the various components
within the IL2 partner core. A software cache controller and prefetcher manage the
various various memories within the core to implement a 128KB cache. The lookup
table memory is used for RLU lookup tables, FIFOs, and cache tags.
Figure 7-4: IL2 Controller / Prefetcher Interrupt Model. This figure illustrates
the interrupt threading model between the software cache controller and prefetcher
within the IL2 partner core. Memory requests are handled in interrupt handlers.
The prefetcher runs in the foreground. The interrupt handlers pass addresses to the
prefetcher via a FIFO that is mapped into the RLU lookup table memory.
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line to the original code core and update the IL2 cache. In the mean time, requests
from other code cores may be processed and prefetch requests may be issued to the
DRAM.
The most frequently invoked memory request threads, the read handler and the
write handler, process cache fill and cache evict requests from the code core, respec-
tively. The read handler and write handler take the L1 memory address and perform
a tag check. Tag check results are combined with valid bits and the request type to
index into a jump table. In the jump table, each handler has eight potential targets:
two possibilities for <hit, miss> each with four possibilities for <DMEM4, IMEM,
SMEM0, SMEM1>, depending upon which 32KB memory structure the cache line
should be read from or written to. Each target contains code for taking the specified
action and updating the LRU bits appropriately.
The cache controller handler threads use Evolve’s hardware-accelerated queues,
mapping a FIFO into the RLU lookup table memory for passing miss-addresses to
the prefetcher during request processing. The prefetcher thread collects the IL2 cache
miss-addresses into address histories and analyzes the histories to predict future mem-
ory references. The prefetcher checks each predicted reference to see if it is already
in the IL2 cache. If not, the prefetcher issues a prefetch request to the external mem-
ory controller. As mentioned, the reply from the memory controller is processed in
a memory request interrupt handler where the prefetched line is written to the IL2
cache. When later a code core requests the line, the latency of going to DRAM to
get the line will have been hidden.
A portion of the prefetcher thread is customizable. As illustrated in Figure 7-5,
the prefetcher thread consists of two modules: the Prefetch Module and the Prefetch
Dispatch Module. The Prefetch Dispatch Module is not customizable. It abstracts the
interface to the memory controller and issues prefetch requests atomically while im-
plementing a simple deadlock-avoidance protocol to keep the memory request threads
in the cache controller from deadlocking as a result of prefetch request memory traf-
4The data cache is used as a data memory by initializing it with data from a 32KB range of
addresses and not touching data outside of that range.
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Figure 7-5: The IL2 Prefetcher Thread with Pluggable Prefetch Module. This fig-
ure details the software prefetcher foreground thread in the IL2 partner core. The
prefetcher thread consists of two modules: the Prefetch Module and the Prefetch Dis-
patch Module. The Prefetch Dispatch Module interfaces to the memory controller,
taking prefetch requests from the Prefetch Module. The Prefetch Module is plug-
gable for application-specific customization. In this figure, the Prefetch Module takes
a Structure-Aware configuration that de-interleaves memory accesses to various data
structures, directing each memory access to the prefetcher for its data structure. Each
prefetcher exploits knowledge of the data structure memory layout and element access
patterns to optimize DRAM latency and power consumption.
fic. The Prefetch Module is the customizable portion; it employs application-specific
prefetching algorithms to issue prefetch requests to the Prefetch Dispatch Module.
The Prefetch Dispatch Module abstraction significantly simplifies the Prefetch Mod-
ule.
In general, the Prefetch Module within the IL2 partner core will be specially
configured for given code core application components. The Prefetch Module can
be customized in the style of a helper thread to pre-compute memory addresses for
the application components. Or, the Prefetch Module may de-interleave memory
accesses by data structure in the style depicted in Figure 7-5. In the figure, the
Prefetch Module consists of an Address Sorter / Controller and multiple, application-
specific, Structure-Aware prefetchers. Each Structure-Aware prefetcher implements
a prefetch algorithm for a different data structure. The Address Sorter / Controller
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filters L2-miss addresses so that only the interested prefetcher(s) receive them, and
it may dynamically time-multiplex the prefetcher thread’s cycles between the various
prefetchers. Simple cooperative schemes between the various prefetchers may also be
employed.
A Structure-Aware prefetcher is sensitive to all memory references within the
memory range of its data structure. It uses the L2 read-miss addresses and knowledge
of the software access patterns in the code core for the data structure to predict the
next memory references. When a future address is predicted, the prefetcher checks the
IL2 cache tags to determine whether or not a prefetch command needs to be issued
to the Prefetch Dispatch Module to bring a line into the IL2. A Structure-Aware
prefetcher may be interested in other memory references as well. In programs, there
may be a correlation between memory access patterns for different data structures.
Receiving memory references to other data structures allows for prefetchers with
correlating predictors.
For a data structure with a sufficiently regular traversal pattern, a Structure-
Aware prefetcher may monitor an application component’s progress through the
traversal, exploiting knowledge of the data structure’s memory layout and access pat-
tern to prefetch the next elements into the IL2 cache5. A Structure-Aware prefetcher
may schedule DRAM requests for the next elements in a way that exploits spatial
locality in the data structure memory layout. Prefetching in such a de-interleaved
fashion makes it practical for the prefetcher to manipulate the DRAM burst length to
save the row and column setup overhead of fixed-length random DRAM access. The
longer burst length exploits the pipelined internals of DRAM chips, reducing access
latency and power consumption.
Regardless of whether the helper thread style or the Structure-Aware style is used,
the Prefetch Module for a partner core can be auto-generated at compile time. A
library of Structure-Aware prefetchers can be created for common data structures.
Structure-Aware prefetchers for the data structures used in an application can then be
automatically, dynamically inserted or removed from the Prefetch Module on a per-
5In the future, the IL2 will prefetch directly into the L1 of the code core(s).
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application-phase basis as appropriate. The Prefetch Module may also be transpar-
ently, dynamically evolved to learn effective prefetching heuristics. Custom Prefetch
Modules and Structure-Aware Prefetchers may also be developed if desired.
7.2.3 IL2 Cache Controller Critical Path
With the high-level functionality in mind, this section gives somewhat simplified bV
code for the critical path in the IL2. The bV implementation is compared against
a comparable evolve implementation which lacks just the RLU acceleration. The
comparison extracts the performance contribution of the RLU. Probabilistically, given
the blocking, write-back/write-allocate nature of the caches in the code cores, the
throughput and latency of the IL2 read handler for cache fill requests are most the
critical6.
The critical path consists of three parts. Tag check, interpreting tag check and
LRU bits and Valid bits to determine what action to take, and updating the LRU
bits. The bV code tightly integrates tag check with determining a course of action so
those two components will be analyzed as one. The performance of these two unified
components determines the computational portion of the latency of IL2 partner core
caching optimizations. Adding the overhead for LRU updates to the computational
portion of the latency determines the computational portion of the throughput of the
IL2 cache. The other portions depend upon the latency and contention associated
with communicating requests and cachelines between the code core and partner core
over the mesh communications network. Appropriately, the tag check and hit/miss
logic will first be detailed. The LRU logic follows.
Tag Check and Hit/Miss Action Logic
The software overhead of the tag check and hit/miss logic for the IL2 read handler
probabilistically dominates the computational portion of the IL2 latency. The bV
code for the read handler and one of its four hit-case targets is listed below. The
6Recall that, in general, a store-miss in the code core’s data cache first generates a fill request
then follows it with eviction request; the code core blocks until it gets the cacheline in reply.
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code listing assumes a cache hit and that the relevant line is stored in DMEM.
rlu[TAG_LOOKUP_PART1](ADDRESS) := 8{lut({2’h0,ADDRESS[14:5]})};
rlu[TAG_LOOKUP_PART2](ADDRESS) := 8{lut({2’h1,ADDRESS[14:5]})};
rlu[TAG_COMPARE_PART1](ADDRESS,TAGS1) := {
TAGS1[31:26],
TAGS1[25:13]==ADDRESS[27:15], TAGS1[12:0]==ADDRESS[27:15]
};
rlu[TAG_COMPARE_PART2](ADDRESS,TAGS2) := {
TAGS2[31:28], 2’h0,
TAGS2[25:13]==ADDRESS[27:15], TAGS2[12:0]==ADDRESS[27:15]
};
rlu[LOOKUP_ACTION](COMP1,COMP2) := {
20’h0,
lut({2’h2,COMP1[31:30],COMP2[31:28],
COMP1[25],COMP1[12],COMP2[25],COMP2[12]}),
lut({2’h2,COMP1[31:30],COMP2[31:28],
COMP1[25],COMP1[12],COMP2[25],COMP2[12]}),
4’h0
};
rlu[GEN_LOAD_REPLY](HEADER) := {
3’h0, 5’h8, 4’h0,
HEADER[9:5], HEADER[4:0],
HEADER[19:15], HEADER[14:10]
};
HANDLE_READ_REQUEST:
//save off header and address
move HEADER, cmni
move ADDRESS, cmni
//retrieve the tags from the appropriate table offset
mut TAGS1, ADDRESS, ZERO, TAG_LOOKUP_PART1
mut TAGS2, ADDRESS, ZERO, TAG_LOOKUP_PART2
//perform 4 tag comparisons; slip valid and lru bits in
mut COMP1, ADDRESS, TAGS1, TAG_COMPARE_PART1
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mut COMP2, ADDRESS, TAGS2, TAG_COMPARE_PART2
//used later for accessing the memory
rrm ADDRTRANS, ADDRESS, 0, (0x3ff)<<5
//use lru, the valid bits, and compare results in jmp tbl
mut TMP1, COMP1, COMP2, LOOKUP_ACTION
nop
jr TMP1
...
.balign 128
DMEM_SEND_READHIT_REPLY_LINE0:
mut cmno, HEADER, ZERO, GEN_LOAD_REPLY
lw cmno, 0(ADDRTRANS)
lw cmno, 4(ADDRTRANS)
lw cmno, 8(ADDRTRANS)
lw cmno, 12(ADDRTRANS)
lw cmno, 16(ADDRTRANS)
lw cmno, 20(ADDRTRANS)
lw cmno, 24(ADDRTRANS)
lw cmno, 28(ADDRTRANS)
update_lru_bits_line0
dret
In the code, LRU bits and valid bits are stored with tags so all are looked up at
the same time. Each compare operation performs two of the four tag comparisons
in parallel and packs in either the LRU bits or the valid bits (depending on which
tag) in the output as well7. The LRU from the LRU bits, the valid bits, and the tag
7The IL2 exploits the fact that the Raw memory system partitions the total 4GB address space
among multiple memory ports. An IL2 core can serve up to 256MB of the total address space; to
serve more, multi-bank memories of IL2 cores are required. The 256MB range requires just 13 tag
bits for each line so two comparisons take up 26 bits of the RLU output.
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comparison results are used to index into a jump table8.
A read-hit for line 0 in the set causes the jr instruction to jump to code that reads
the line out of the data memory. Evolve’s configurable header delivery mechanisms
are employed such that the processor receives the message header, and the saved
header is manipulated to form a header for the reply message back to the code core.
The reply message simply consists of the relevant cache line. At the end of the code,
the LRU bits are updated. The details of the LRU update are temporarily omitted.
From the cycle the header word is received to the cycle the LRU update code is
reached, 22 cycles elapse. This cycle count is one part of the function that ultimately
determines latency and throughput characteristics for the IL2. Comparable code for
the hypothetical evolve architecture follows shortly.
Unfortunately, since evolve lacks the RLU, it lacks the scratchpad space for storing
tags, so a comparable 128KB memory cannot be realized. Instead, just the static
switch memory will be used as a 64KB memory for the cache. The following code is
untested; it’s just a sketch of what the evolve code would look like.
The evolve code implements a 64KB, 4-way set associative, non-blocking, write-
back/write-allocate cache with a 32-byte cache line. The switch memory is broken
into four 16KB ranges where each range contains one line of each set. The 32KB data
cache will be used for storing tags and a lookup table for LRU update logic9.
HANDLE_READ_REQUEST:
//save off header and address
move HEADER, cmni
move ADDRESS, cmni
//form value for tag comparisons
rrm TAG, ADDRESS, 14, 0x3ffff
or TAG, TAG, SETVALIDBIT
//form index word-address for tags
8Each jump target is aligned in the instruction memory such that the low bits in the target
address can be filled with ”0” instead of using lookup table space.
9Raw exposes the data cache tag store to software but there is not enough tag memory for a
64KB 4-way cache so the tag store cannot really be used in place of the data memory.
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rrm NDEX, ADDRESS, 5-2, 0x1ff<<2
//get all four {valid,tag}
lw TAG0, TAG0OFF(NDEX)
lw TAG1, TAG1OFF(NDEX)
lw TAG2, TAG2OFF(NDEX)
lw TAG3, TAG3OFF(NDEX)
//perform tag check 0
beq- TAG, TAG0, READ_HIT_LINE0
//perform tag check 1
beq- TAG, TAG1, READ_HIT_LINE1
//perform tag check 2
beq- TAG, TAG2, READ_HIT_LINE2
//perform tag check 3
beq+ TAG, TAG3, READ_HIT_LINE3
handle_miss:
...
READ_HIT_LINE_0:
//form reply header
move TMP1, READREPLYTEMPLATE
rrmi TMP1, HEADER, 10, 0x3ff
swlw cmno, ((0<<14)+ 0) (NDEX)
swlw cmno, ((0<<14)+ 4) (NDEX)
swlw cmno, ((0<<14)+ 8) (NDEX)
swlw cmno, ((0<<14)+12) (NDEX)
swlw cmno, ((0<<14)+16) (NDEX)
swlw cmno, ((0<<14)+20) (NDEX)
swlw cmno, ((0<<14)+24) (NDEX)
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swlw cmno, ((0<<14)+28) (NDEX)
update_lru_bits_line0
dret
The evolve code performs a similar function but with a few key simplifications. It
makes sense to not use a jump table in this case to reduce latency. On average, two
out of the four comparisons will have to be performed. Another difference deals with
how tags are stored in memory. In this case, there is no benefit to storing multiple
tags in the same word. It costs more instructions to unpack packed tags than it does
to just perform an extra load operation.
With all of these differences and simplifications, the average number of cycles
from the cycle the header word is received to the cycle that the LRU-update code is
reached is approximately .25*(23+24+26+24)=24.25 cycles on average10. The RLU
provides roughly a 9.3% improvement in the computational latency component of
total optimization latency. Most of the communication latency is overlapped with the
computational latency so these totals fairly accurately reflect the total optimization
latency.
Since the bit-manipulation operations in this component of the IL2 map well to
Raw’s existing rlm bit-manipulation facilities, the RLU improvement factor is not as
pronounced as it is in the branch predictor run-time component.
LRU Update Logic
The software overhead of the LRU update logic added to the overhead of the tag check
and hit/miss logic in the read handler probabilistically dominates the computational
portion of the IL2 cache throughput. This section compares the LRU update logic in
the Evolve bV code with comparable evolve assembly code.
The LRU hardware is a Moore state machine. Its output reflects its state, and
10Assumes the cache always hits, that sets are equally likely to contain the match, and that when
accessing data in the last two lines of a set, the offset to that portion of the switch memory cannot
be reached with a 16-bit signed immediate offset; the last two lines of each set require an extra add
instruction.
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Figure 7-6: An LRU Hardware Implementation. This figure shows conceptually how
the LRU update logic in the IL2 software cache controller works. LRU registers are
searched for a matching set. A match is promoted to the MRU position and the
bubble filled by shifting register contents toward the LRU.
the state is updated based on the current state and the input. The input to the LRU
FSM is supplied by the tag check hit/miss logic.
The tag check and hit/miss logic indicate which line within a set is to be “used”;
that slot number is input to the LRU FSM. The LRU state for the set is updated to
reflect the order in which the slots in that set have been used. For the purposes of
this thesis, the LRU FSM is similar to a priority queue, except that values are never
added to or removed from the queue; there are always four values in the queue, but
the priority positions they occupy vary. Furthermore, the values are constant and
unique, corresponding to slots ”00”, ”01”, ”10”, and ”11”.
In hardware, one simple implementation of such a priority queue chains together
state elements as depicted in Figure 7-6. When the LRU FSM receives a slot number
input, whichever state element has that slot number dumps its state then all elements
closer to the MRU position are shifted over one position toward the LRU. The MRU is
updated with the present input slot number; the present input slot number is always
promoted to the highest priority position.
The bV code for implementing the state update logic is simple. It does, however,
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rely on some syntactic sugar in the compiler; the mux primitive is used. mux rep-
resents the logic for a 4-bit wide 2:1 mux. Its first argument is a 1-bit selector. Its
second argument is the value selected if the selector is ”0”. The third argument is for
the case in which select is ”1”.
#define TAGHI {i9,i8}
#define THIS {i7,i6}
#define LRU0 {i5,i4}
#define LRU1 {i3,i2}
#define LRU2 {i1,i0}
#define LRU3 ( ((3’h0 + 3’h1 + 3’h2 + 3’h3) -
({1’h0,LRU0} + {1’h0,LRU1} + {1’h0,LRU2}) )[1:0] )
lut[7]:= {
10_00_XX_XXXXXX : {
mux( (THIS==LRU0)[1], {2’h0,LRU0}, {2’h0,LRU1}
)[1:0],
mux( (THIS==LRU0 | THIS==LRU1)[1], {2’h0,LRU1}, {2’h0,LRU2}
)[1:0]
}
};
lut[6]:= {
10_XX_XX_XXXXXX : {
mux( (THIS==LRU0 | THIS==LRU1 | THIS==LRU2)[1],
{2’h0,LRU2}, {2’h0,LRU3}
)[1:0],
TAGHI
}
};
rlu[UPDATE_TAGS_LINE0](TAGS1,ADDRESS):= {
lut({4’h8, 2’h0, TAGS1[31:26]}),
lut({2’h2, ADDRESS[27:26], 2’h0, TAGS1[31:26]}),
ADDRESS[25:15],
TAGS1[12:0]
};
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rlu[WRITE_TAG01](TMP1,ADDRESS):=
lutsw TMP1, {2’h0,ADDRESS[14:5]}, 32’hFFFFffff;
.macro update_lru_bits_line0
mut TMP1, TAGS1, ADDRESS, UPDATE_TAGS_LINE0
nop
lutsw TMP1, ADDRESS, WRITE_TAG01
.endm
The bV code in the assembler macro above assumes the LRU state has been
retrieved from memory (as it has been by the tag check hit/miss logic). The state
should then be passed to Bank 7 and Bank 6 of the lookup tables in the format
indicated in the#define statements. Notice that the fourth state element representing
the MRU is not needed as table input. It is derived from the contents of the other
three positions.
The update logic searches the state elements to find which one holds the same
slot number as the present tag, ”THIS”. When a match is found, that state element
discards its current value and all state elements to its right shift over their values,
making room in the MRU position for the slot number held in THIS (though the
MRU position is not stored). Said another way, the update logic simply determines
the values of the control signals that should drive the muxes in Figure 7-6, and then
folds the mux logic into the lookup table operation itself.
In just three instructions, the RLU can update the LRU state. The Future Work
Section suggests an RLU improvement that will make the LRU update operation
take just one instruction. Contrast with the alternative in evolve assembly code
below. Again, the code is untested; it’s a rough sketch. Recall that the tag check
and hit/miss logic in the evolve code has not yet read in the LRU state so it must
be done here; in the evolve code, the LRU bits were purposely not stored with the
tag bits to reduce the tag check hit/miss logic latency by eliminating several AND
operations. The evolve LRU state update requires 7 instructions. The RLU enables
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2.33x the throughput in the LRU update component. In the future as mentioned, the
RLU will enable 7x the throughput.
.macro update_lru_bits_line0
lw TMP1, LRUOFF(NDEX) ; load LRU state for set
nop ; Raw load hazard
nop
lw TMP1, LRUUPDATE_0(TMP1) ; do the lru update logic
nop ; Raw load hazard
nop
sw TMP1, LRUOFF(NDEX) ; update lru state
.endm
The computational throughput for the bV code is roughly 1 request every 22+3+1
= 26 cycles. The computational throughput for the evolve code is roughly 1 request
every 24.25+7+1 = 32.25 cycles. The RLU enables 1.24x the throughput with an
expected future 1.34x the throughput. From before, the RLU also reduces the com-
putational component of optimization latency by 9.3%. Much of the communication
latency component is overlapped with computational latency, so these totals approx-
imate the total optimization latency.
7.2.4 An Example Structure-Aware Prefetcher
Building upon the detailed description of the performance-critical portions of the IL2
cache controller memory request threads, this section focuses on the prefetcher thread,
developing an example Structure-Aware prefetcher for a JPEG encoder. While the IL2
cache and cache controller optimize performance and power consumption by avoiding
DRAM accesses and by avoiding driving package pins and PCB traces, the Structure-
Aware prefetcher optimizes the performance of the IL2 cache by reducing the miss
rate. Chapter 8 evaluates the JPEG software system under various memory system
scenarios.
While one may envision compilation tools that analyze an application compo-
nent to auto-generate a Prefetch Module for the IL2 run-time component that runs
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alongside it, for this simple JPEG encoder example, a Prefetch Module has been cus-
tom designed. The implementation is general, however, and may serve as a suitable
template for systematically generated Prefetch Modules in the future.
The hand-coded JPEG encoder Prefetch Module employs a single prefetcher for
the image data structure of pixel blocks used in the encoder algorithm. Having
just a single prefetcher simplifies the Prefetch Module’s Address Sorter / Controller
such that it only has to filter addresses without worrying about time-multiplexing
execution cycles among Structure-Aware prefetchers. The Prefetch Module exposes a
simple configuration API to the JPEG encoder component for creating/reconfiguring
and destroying the JPEG image prefetcher on a per-application-phase basis.
In the API, the code core sends a instantiation message to the IL2 partner core
which the Prefetch Module in the IL2 interprets to configure the Address Sorter /
Controller, adding the specified prefetcher to those that the Address Sorter / Con-
troller must manage and arbitrate among. In reply, the partner core messages the
code core, returning a prefetcher ID that the code core will later use to issue a request
to destroy the prefetcher when it is no longer needed.
With that said, the configuration and details of the JPEG Pixel Block Prefetcher
will now be described. The C source for the JPEG encoder kernel that is analyzed in
Chapter 8 follows.
The Parameterizable Pixel Block Prefetcher
The JPEG encoder takes in a source image and outputs a compressed JPEG image
file from the source. The Pixel Block Prefetcher in the IL2 partner core for the JPEG
encoder prefetches pixels from the source image in the order the JPEG encoder will
need to access them during its encoding process. The prefetcher is parameterizable
to handle images of arbitrary sizes.
The prefetcher assumes that the image pixels it should prefetch for the JPEG
encoder will be broken into YUV color channels such that the data for the lumi-
nance and two chrominance channels are each stored in 2-d images with the 3 images
concatenated together in a planar memory format. The encoder will process the 2-
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Figure 7-7: Application-specific Pixel Block Prefetcher. This figure illustrates an
example image data structure and the access pattern within it. 8x8 pixel blocks are
accessed by row moving rightward; when the rightmost block in a row is reached,
accesses wrap to the next row.
d image for each color channel independently. The prefetcher thus prefetches color
components of pixels, not the actual pixels.
In each color channel image, the color component for the top-left pixel is stored in
the lowest memory location and the component for the bottom-right pixel is stored
in the highest memory location. Horizontally-adjacent pixels, moving left to right
and wrapping when the end of a row is reached, are stored in contiguous memory
locations.
The JPEG encoder accesses pixel color components within a color channel image
in blocks of 8x8 pixels as Figure 7-7 illustrates. The pixel blocks are accessed left to
right, wrapping around to the next row when the last block in a column is reached.
Appropriately, the prefetcher may be configured for: the dimensions of a given color
channel image, the image start offset in memory, the pixel block dimensions, and the
size of a pixel component in bytes. For the JPEG encoder, the block size is fixed at
8x8 and the size of a pixel color component is one byte.
Functionally, the block-prefetcher knows the memory access pattern in the JPEG
encoder algorithm. It knows for sure that all of the data in the image will be accessed,
and it knows what order it will be accessed in. This knowledge allows the block
prefetcher to prefetch aggressively and predictively, pacing itself only with feedback
from read-misses in the IL2.
When the IL2 takes a read-miss, the Address Sorter / Controller determines
whether or not the address falls in the image data structure, directing the address to
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the block prefetcher if so. The block prefetcher begins prefetching from the block that
the address maps to. As soon as the IL2 next takes a read-miss, the block prefetcher
cooperatively gives up prefetch control. In principle, the Address Sorter / Controller
might identify the new read-miss address as belonging to some other prefetcher and
grant it control. When next a read-miss address falls in the block prefetcher’s range,
the block prefetcher will resume prefetching from the pixel block that the new address
maps to.
More robust and higher performance schemes exist, but for the example appli-
cation, this formulation of the pixel block prefetcher does a good job of eliminating
IL2 misses. The pixel block prefetcher retrieves data just-in-time from the DRAM,
nearly fully occupying its available bandwidth and tightly packing together memory
accesses. See Chapter 8 for benchmarking details.
This example Structure-Aware prefetcher prefetches for a simple data structure
and access pattern but it is certainly possible to employ custom software prefetchers
for more advanced data structures. For example, one may envision a Structure-Aware
prefetcher for a linked list that exploits knowledge of the memory layout in list nodes
to locate pointers and traverse the list. For nodes that need to be fully retrieved
from memory, the prefetcher could exploit its knowledge of the size of a list node and
the fact that fields in the list node are stored contiguously to manipulate the DRAM
burst length to bring in an entire list node with each access, de-interleaving future
accesses to individual fields within the list node. A similar approach may be used to
design prefetchers for the various binary tree traversal patterns.
Manipulating the DRAM burst length in this way exploits the pipelined internals
of the DRAM to avoid the row and column setup overhead of random access, reducing
latency and power consumption. The simple block-based prefetcher in this example
does not schedule future memory accesses in a way to exploit spatial locality for
reduced latency and power consumption, but it could be trivially modified to do so.
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The JPEG Encoder Kernel
This section details the JPEG encoder kernel that the pixel block prefetcher was
developed for. As alluded to, the encoder operates on one YUV color plane of an
image at a time, organizing pixel components in the color channels into 8x8 blocks.
A full JPEG encoder performs a 2-d Discrete Cosine Transform (DCT) on each block
to convert component values to the frequency domain then quantizes the frequency-
domain values and compresses them with an entropy encoding scheme. In our example
JPEG encoder kernel, only the steps up to and including the DCT are performed.
The other processing steps are assumed to be handled in other application component
cores in a software pipeline.
The encoder kernel assumes that the pixel components are stored in a planar
memory format. Admittedly, it is possible to organize the components of each pixel
block in memory not in a planar format but in the order that they will be program-
matically accessed by the JPEG encoder kernel. However, the input source image is
seldom provided in that order. A JPEG encoder might first run a pre-processing step
that rearranges the input data into the format described, performing color conversion
if necessary.
Given the strict contiguous access pattern of pixel blocks, all memory in the
data structure memory range would be accessed in contiguous order if the block-
based memory layout were used. In this case, a stride-based prefetcher as opposed
to a Structure-Aware prefetcher would suffice. However, there are more exotic block
access patterns in other applications for which contiguous accesses are difficult to
set up (if it is even possible); for example, consider an access pattern that accesses
all of a block’s neighboring blocks. For these cases, a stride prefetcher is non-ideal
and ineffective. In the spirit of the more general cases, this discussion analyzes the
Structure-Aware prefetcher; computationally, in the prefetcher, address calculations
for more exotic access patterns are similar in complexity.
To simplify the illustration, this encoder kernel assumes that color conversion
is unnecessary since the input source is already in the YUV format. Since color
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conversion is not necessary, the reorganization step from the planar format into a
block-based format is flattened into the main encoder functions. The prefetcher thus
fetches pixel components from a planar memory layout. Since it is assumed that the
source image is too large to fit in an L1 data cache, it seems advantageous to convert
to the block format on the fly to avoid capacity misses in the cache in the DCT
step. With that said, the JPEG encoder kernel is detailed below. The code below
is executed once for each color channel in the YUV source image, using a different
instantiation of the pixel block prefetcher for each of the color channels since they
may have different image dimensions if chroma sub-sampling is used.
if( use_prefetching) {
if( use_pixel_block_prefetcher ) {
pf_id = create_pixel_block_prefetcher(PF2_IMG_XRES, PF2_IMG_YRES,
PF2_IMG_PXL_BYTES,
PF2_IMG,
PF2_BLOCK_XRES, PF2_BLOCK_YRES);
} else {
pf_id = create_some_other_prefetcher(PF2_IMG_XRES,
PF2_IMG,
PF2_IMG+PF2_IMG_SIZE_BYTES-1,
PF2_BLOCK_YRES);
}
}
for(i=0; i<PF2_IMG_YRES/PF2_BLOCK_YRES; i++) {
for(j=0; j<PF2_IMG_XRES/PF2_BLOCK_XRES; j++) {
m = 0;
for(k=0; k<PF2_BLOCK_YRES; k++) {
for(l=0; l<PF2_BLOCK_XRES; l++) {
/* get block to transform; simplifying assumption:
no color conversion necessary */
addr = (i*PF2_BLOCK_YRES+k)*PF2_IMG_XRES +
(j*PF2_BLOCK_XRES+l);
block[m++] = PF2_IMG[addr];
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}/* a row must be finished before a row dct */
dctrow(block+PF2_BLOCK_XRES*k);
}
/* all rows must be finished before column dct */
for(l=0; l<PF2_BLOCK_XRES; l++) {
dctcol(block+l);
}
/* PASS BLOCK TO NEXT ENCODER STAGE IN ANOTHER CORE */
}
}
if ( use_prefetching )
destroy_prefetcher(pf_id);
In the code, one can see the manual use of the prefetcher API. If prefetching is
enabled, the pixel block prefetcher or some other prefetcher is instantiated. The pixel
block prefetcher is configured according to how many pixels tall and wide the image
is, how many bytes are in the image, what the starting address of the image is, and
how many pixels tall and wide the blocks are. The information is used to register an
address range with the Address Sorter / Controller logic in the prefetch module and
indicate what type of data structure is stored there. The Address Sorter / Controller
logic then accordingly configures the JPEG prefetcher for that address range.
In the example JPEG-encoder-like code, blocks are always 8x8 and the size of
the image for each color component is arbitrary so long as it is aligned to block
boundaries. The start address of the color channel image is in PF2 IMG. The 2-
d DCT is decomposed into 1-d DCTs by row. Once processing is complete for all
rows, the column portions of the DCT are performed. The rest of the configuration
variables and function calls in the code should be self-explanatory. Chapter 8 has the
benchmark results.
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Chapter 8
Run-time Component Analysis
This chapter presents analysis for the Partner Cores run-time components specified
in Chapter 7. The analysis assesses the utility of Evolve’s introspection mechanisms
in two practical, general run-time optimization components: the Dynamic Partner-
Assisted Branch Predictor and the Introspective L2 Memory System with Structure-
Aware Prefetching.
In particular, the analysis extracts the contribution of Evolve’s RLU to the perfor-
mance of the run-time components by comparing Evolve bV implementations against
comparable assembly implementations for the hypothetical evolve architecture which
lacks the RLU but is otherwise identical to Evolve.
This chapter is split into two parts: the first for the branch predictor case study,
and the second for the IL2 case study. A quick performance summary of the results can
be found in Table 8.1. The table summarizes performance results from the Software
SoC case studies in Chapter 6 as well.
In the branch predictor, Evolve’s hardware-software pipeline for introspection en-
ables a low minimum 27-cycle optimization latency from the cycle a branch resolves
in a code core to the cycle that the static branch prediction bit in that branch instruc-
tion is updated by the partner core if it needs to be. If the same branch instruction is
executed more than once in 27 cycles, a stale prediction direction will be used if the
prediction direction should have changed from one execution to the next. Evolve’s in-
trospection mechanisms provide for high maximum optimization throughput as well.
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Table 8.1: Summary of Evolve Benchmark Results
Evolve Application/Study Benchmark Performance Summary
802.11a Conv. Enc. 144x over Raw; 10Gbps @625MHz
8b/10b Block Enc. 4x over Raw
Dyn. Br. Predictor 1/9 branches/cycle, 27-cycle latency
IL2 Mem. System 1/26 requests/cycle, 22-cycle latency
Pixel Block Prefetcher 10% Abs. Perf. Improve. for JPEG Encoder
The branch predictor partner core can sustain prediction for branch frequencies as
high as one every 9 cycles in the code core. When branches occur too frequently,
predictor accuracy gracefully degrades.
In the IL2, Evolve’s introspection mechanisms enable a reasonably low minimum
computational latency for IL2 cache accesses. From the cycle a cache fill request
is received in the IL2 to the cycle the last word in the cacheline in sent in reply, a
minimum of 22 cycles elapse. Evolve’s introspection mechanisms enable reasonably
high throughput as well, handling a maximum of one request every 26 cycles.
The end-to-end performance of the IL2 system is tested in an Introspective Com-
puting software system consisting of a JPEG encoder application component and an
IL2 run-time component with a Structure-Aware prefetcher for the image data struc-
ture used in the JPEG encoder algorithm. The use of the IL2 run-time component
and its pixel block prefetcher enables a 10% gain in absolute performance. Future
improvements may enable as much as a 50% gain in absolute performance. With that
said, the analysis for the branch predictor and IL2 run-time components will now be
detailed.
8.1 The Dynamic Branch Predictor
In this section, we first organize and summarize the latency and throughput results
from Chapter 7 for the time-critical portions of the branch predictor code. The time-
critical Evolve bV code is compared against its evolve1 assembly language equivalent
1Recall that the evolve architecture is the same as Evolve but lacks the RLU.
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to emphasize the importance of the RLU. Total optimization latency and throughput
are broken down into computation and network communication components. Then,
we discuss the qualitative implications of the branch predictor’s performance charac-
teristics for applications. Lastly, this section briefly explores variations on the branch
prediction scheme and discusses the flexibility of the RLU-accelerated software solu-
tion in the context of Introspective Computing.
8.1.1 Branch Prediction Throughput and Latency
The Dynamic Partner-Assisted Branch Predictor demonstrates the synthesis of most
of Evolve’s hardware mechanisms. Low total response-latency and high throughput
are critical to the utility and prediction accuracy of the branch predictor. Evolve’s
hardware-software introspection pipeline–the low-latency mesh communications net-
works, Event-Triggered Messaging, Message-Metadata-Triggered Interrupts, and the
out-of-band shared memory engine for the resource-map optimization abstraction–
combine with the bit-level software acceleration benefits of the RLU to drive down
latency and maximize throughput.
The bV software branch predictor runs in a entirely separate core than the one it
augments with dynamic branch prediction. Despite the overhead of communicating
branch traces to a remote core and the overhead of performing branch prediction
in software, Evolve’s hardware-software introspection pipeline and the RLU enable
the partner core branch predictor to perform gshare branch prediction just-in-time for
code core branch frequencies as high as one branch every 9 cycles with no degradation
in predictor accuracy. For branch frequencies higher than one branch every 9 cycles,
predictor accuracy degrades gracefully.
Evolve’s hardware-software introspection pipeline and RLU-acceleration optimize
the minimum prediction-update latency as well, reducing it to just 27 cycles. The
predictor requires a minimum of just 27 cycles from the cycle the code core resolves
a branch to the cycle the branch predictor partner core modifies the static branch
prediction bit in that branch instruction to reflect a flipped predicted branch direction
if necessary.
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Figure 8-1: Partner-Assisted Branch Prediction Throughput and Latency
Given the overall performance characteristics of the branch predictor, it is infor-
mative to extract the contribution that the Evolve RLU provides. Figure 8-1 presents
throughput and latency comparisons between the Evolve architecture and the hypo-
thetical evolve architecture that lacks Evolve’s RLU but retains its other features.
As the figure illustrates, the Evolve RLU enables 2.11x the throughput of evolve and
reduces the total optimization latency by 27%. Future improvements to the commu-
nication mechanisms between cores will lower the communication latency component,
emphasizing the importance of the RLU compute component further.
These results demonstrate that the RLU is a powerful mechanism for introspective
analysis and optimization, essentially doubling the throughput of the conventional al-
ternative. The RLU’s reconfigurability and computational efficiency enable interest-
ing run-time optimizations such as the Dynamic Partner-Assisted Branch Predictor
despite hard optimization deadlines.
8.1.2 Performance Implications for Applications
At the time this thesis was drafted, we did not have sufficient time to fully bench-
mark application components coupled with the branch predictor run-time optimiza-
tion component; full benchmarking has been deferred to future work. This section
does, however, discuss the expected qualitative impact of the branch predictor’s per-
formance characteristics on applications. This section is organized into two parts:
one for the expected implications of the throughput characteristic and one for the
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expected implications of the latency characteristic.
Throughput Implications
As mentioned, if the branch frequency in the code core exceeds a rate of one branch
every 9 cycles2, the accuracy of the partner core branch predictor may degrade. Grace-
ful degradation is intentional to avoid interrupting execution in the code core. Since
the branch mispredict penalty is low, not interrupting code core execution should
be more important to performance improvement than trying to handle all branch
resolutions losslessly.
Alternatively, lossless processing of branch resolutions in the partner core could
cause back-up in the memory dynamic network buffers between the partner core and
the code core. If the code core processor pipeline attempts to send a message over the
memory dynamic network while the buffers are full (e.g. a request for a cacheline),
it must stall until space is available in the buffers.
To prevent stalling the code core’s compute pipeline and thus interrupting exe-
cution, Evolve’s Event-Triggered Messaging hardware supports lossy trace-reporting,
dropping branch resolution event messages if sending the message would leave too lit-
tle space remaining in the network output buffer. This feature attempts to minimize
resource contention over the memory dynamic network between the Event-Triggered
Messaging hardware and the compute pipeline.
When a branch resolution event is dropped, gshare branch prediction for that
branch instruction is imperfect. The 2-bit saturating counter is not updated as it
should be to reflect the latest branch direction. For branches that are strongly biased
toward a particular branch direction in a given period of execution, a dropped update
for that branch will have little impact. In a window of the code core’s dynamic
instruction stream in which there is a localized region of high branch frequency and
branch directions are not strongly biased, imperfect updates of predictor state can
have complex effects. Future work will investigate these effects, identifying the class
2The Future Work Chapter suggests ways to improve throughput to one branch every 7 instruc-
tions.
179
of applications for which the partner core branch predictor is a good general solution.
Unfortunately, second-order effects may also affect the throughput of the branch
predictor and thus affect prediction accuracy. For example, there can be contention in
the memory dynamic network due to the memory traffic of other unrelated cores which
causes the memory dynamic network buffers between the partner core and the code
core to back up; the back-up may cause branch resolution events to be dropped which
degrades predictor accuracy. In this case, the branch predictor throughput drops not
because computation cannot keep up but because the communication network cannot
keep up.
The present Partner Cores solution of utilizing the memory dynamic network
for trace reporting and optimization replies is fundamentally non-ideal due to this
contention. However, the memory-traffic routing patterns on Evolve are regular and
patterned sufficiently such that careful consideration of where the branch prediction
partner cores are located in relation to their code cores can minimize contention.
This is especially true in the common case where not all four sides of an Evolve chip
are used for connections to DRAM. As mentioned, future work will investigate using
Evolve’s second static network or a new network for core partnerships instead of the
memory dynamic network; either would potentially eliminate contention issues.
Latency Implications
As mentioned, if the code core ever happens to execute the same branch instruction
more than once in 27 cycles, the branch instruction may use a stale value for the static
branch prediction bit. Using stale predictions may degrade the effective prediction
accuracy of the partner core branch predictor.
For branches that are heavily biased toward a particular branch direction in a
given period of execution, the update latency has little impact; the static branch
prediction bit in the branch instruction will seldom need updating, so the latency
of updates is irrelevant. On the other hand, in a 27-cycle window of the code core’s
dynamic instruction stream in which the same branch is executed more than once and
the branch direction is not strongly biased, the stale prediction may have a complex
180
effect. Future work will investigate this effect, identifying the class of applications for
which the partner core branch predictor is a good general solution despite the update
latency.
We expect that the update latency will degrade performance appreciably only
for tight loops. The branch predictor’s update latency should be sufficient for just-
in-time prediction for moderate loops that have loop-bodies requiring 27 cycles or
more. We expect that the structure of many real-world applications running on
Evolve’s in-order, single-issue mini-cores will satisfy that limitation. Standard loop-
unrolling compiler techniques can also be used to build sufficiently large loop bodies
in some cases. And, as mentioned, future work on the communications side of core
partnerships may be able to reduce the update latency to 22 cycles by using statically-
orchestrated communication instead of the memory dynamic network. Other ideas
for improving the latency characteristics of the branch predictor are discussed in the
Future Work Chapter; they may reduce latency to 20-21 cycles.
Unfortunately, there are second-order effects that can increase the effective branch
update latency. Just as memory traffic from unrelated cores created network con-
tention that reduced the branch predictor throughput, network contention can in-
crease the communication latency between the partner core and the code core which
increases branch update latency. Future work on using a dedicated or statically-
orchestrated network may eliminate this second-order effect.
8.1.3 Introspective Computing Potential
Given the discussion about the branch predictor’s performance characteristics and the
implications of those characteristics for applications, this section assesses the branch
predictor’s potential in the context of Introspective Computing.
The Dynamic Partner-Assisted Branch Predictor demonstrates a practical and
general Introspective Computing run-time optimization scheme. It showcases the bal-
ance and efficiency of Evolve’s mechanisms for the introspective optimization cycle.
Evolve’s hardware-software introspection pipeline and RLU-acceleration of bit-level
computation synthesize naturally, making general run-time optimizations such as dy-
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namic branch prediction feasible despite intrinsically difficult optimization deadlines.
Furthermore, the partner core branch predictor demonstrates Evolve’s hardware
extensibility. A core is flexibly retasked as a partner core to augment another core
(the code core) with dynamic branch prediction hardware. The partner core branch
predictor uses the RLU as reconfigurable logic to implement a branch predictor co-
processor engine.
By simple extension, the partner core branch predictor demonstrates the poten-
tial for run-time optimization components to be dynamically reconfigurable. The
flexibility of the RLU’s per-cycle configurability enables branch predictor copreces-
sor engines in the partner core to be swapped in and out dynamically to adapt the
branch prediction algorithm to meet the specific needs of a given application phase.
For example, one application phase may benefit more from prediction in the style of
helper threading [13] that focuses on prediction for a few problematic branch instruc-
tions. Another may benefit more from the general gshare prediction scheme. The
RLU-accelerated partner core software solution is amenable to changing prediction
schemes on the fly.
The balance and efficiency of Evolve’s introspective optimization mechanisms,
Evolve’s hardware extensibility, and Evolve’s potential for dynamic reconfigurability
will be refined and improved in future work. Future enhancements to the RLU and
the resource-map optimization abstraction have the potential to improve the branch
predictor throughput such that branch frequencies in the code core as high as one
every 7 cycles can be sustained without degradation. Simulations results for a pro-
gram with identical communication and compute patterns indicate that the previous
improvement and future work on the communications side of Evolve’s core partner-
ship interface may bring the update latency down to a minimum of just 20-21 cycles.
These improvements should broaden the class of just-in-time optimizations with hard
deadlines such as the branch predictor that Evolve will facilitate, consequently broad-
ening the class of applications that will benefit from the Partner Cores framework for
run-time optimization.
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8.2 The Introspective L2 Memory System
In this section, we first organize and summarize the latency and throughput results
from Chapter 7 for the time-critical portions of the IL2 code. The time-critical
Evolve bV code is compared against its evolve assembly language equivalent (as was
the case in the analysis of the branch predictor) to emphasize the importance of the
RLU. The optimization latency results are normalized, in a sense, to reflect only the
computational portion of the total optimization latency since integrated hardware
L2 cache cores would pay network communication latencies similar to those the IL2
partner cores do.
Then, we discuss the qualitative implications of the IL2’s performance characteris-
tics for applications. We demonstrate these implications end-to-end using the JPEG
encoder benchmark detailed in Chapter 7. In the benchmark study, a JPEG encoder
code core is coupled with an IL2 partner core that employs a Structure-Aware pixel
block prefetcher for the image data structure used in the JPEG encoder algorithm.
The performance of the JPEG encoder is recorded under various caching scenarios.
Lastly, this section briefly explores variations on the IL2 caching and prefetching
schemes and discusses the flexibility of the software solution in the context of Intro-
spective Computing.
8.2.1 IL2 Throughput and Latency
Like the partner core branch predictor, the partner core IL2 cache demonstrates the
synthesis of Evolve’s various introspection mechanisms. Low response latency, in par-
ticular, is critical to the performance of the IL2 partner core. Evolve’s low-latency
mesh communications networks, Message-Metadata-Triggered Interrupts, configurable
header delivery, and hardware-accelerated queues combine with the bit-manipulation
acceleration of the RLU to drive down latency and increase throughput. The IL2
relies upon the high performance of these features to free more cycles for an auto-
optimization thread–the prefetcher thread–which reduces the miss-rate of the IL2
cache.
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The IL2 partner core improves performance and power consumption by adding
an intermediate level to the memory hierarchy between one or more code cores and
their off-chip DRAM. The intermediate level reduces the number of DRAM accesses
which improves performance in the code core and saves system power. The IL2
saves additional power by avoiding driving chip package pins and PCB traces. The
IL2 partner core combines its cache and cache controller with application-specific
prefetching to hide DRAM latencies in code core execution. These Structure-Aware
prefetchers exploit knowledge of the data structures in an application to predictively
coalesce future data structure memory accesses into contiguous chunks to exploit the
pipelined internals of DRAM chips, reducing latency and power over random-access
to DRAM.
Probabilistically, for the write-back/write-allocate data caches in Evolve cores,
the throughput and latency performance characteristics for cache fill requests are
the most crucial. Results for a stream of cache fill requests is roughly indicative of
overall throughput and latency characteristics. Despite the fact that the IL2 partner
core employs a bV software caching scheme, it is able fulfill cache fill requests at a
maximum rate of one every 27 cycles assuming hits in the cache. The computation
portion of the IL2 cache latency for cache fill requests is a minimum 22 cycles also
assuming hits in the cache. The implications of these performance characteristics will
be examined shortly.
The throughput number quoted for the IL2 only measures the throughput of the
handler for cache fill requests, but all of the various handlers within the IL2 system
have comparable throughput. The throughput of the handler for cache fill requests
is used representatively throughout the following discussions.
Given the performance characteristics of the IL2, it is informative to extract the
contribution that the RLU provides as we did in the analysis of the branch predic-
tor. Figure 8-2 presents throughput and latency comparisons between the Evolve
architecture and the hypothetical evolve architecture that lacks Evolve’s RLU but
retains its other features. As the figure illustrates, the Evolve RLU enables 1.24x the
throughput and reduces the computational component of the optimization latency by
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Figure 8-2: Introspective L2 Memory System Throughput and Latency
9.3%. Future improvements to the RLU detailed in the Future Work Chapter should
enable 1.34x the throughput.
In general, the bit-manipulation operations in the IL2 cache controller are lim-
ited and regular enough that Evolve’s built-in bit-manipulation instructions can be
used with little performance degradation over using the more general RLU facilities.
Nevertheless, the branch predictor run-time component has already demonstrated
the need for the RLU. The incorporation of the RLU does, however, benefit the IL2
run-time component in other ways that will be discussed in Section 8.2.4.
8.2.2 Performance Implications for Applications
This section discusses the qualitative impact of the IL2’s performance characteristics
on applications. This section is organized into two parts: one for the implications of
the throughput characteristic and one for the latency characteristic. These implica-
tions will be demonstrated end-to-end in Section 8.2.3.
Throughput Implications
For a system that couples a single application code core with a single IL2 partner
core, it is unlikely that the throughput of the IL2 run-time component would directly
limit the potential improvement to application performance. When a code core takes
a cache miss, its pipeline stalls until the line is retrieved from the next level in the
memory hierarchy, preventing the code core from queuing up outstanding memory
requests. With multiple requests queued up, the throughput would directly impact
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potential improvement. The throughput is very important in three indirect ways,
however:
1. Higher throughput frees more cycles for the prefetcher thread to optimize the
IL2 cache miss-rate; a reduced miss rate improves code core performance by
allowing it to more often pay the lower IL2 latency instead of the DRAM latency.
2. Higher throughput reduces contention between prefetching and normal memory
request processing; it reduces the total latency of an IL2 cache access when the
IL2 must first finish committing a prefetch reply from the DRAM but has
received a request from the code core.
3. Higher throughput lends to a more versatile IL2 cache; the higher the through-
put, the more likely it is that an IL2 partner core can serve multiple code cores
concurrently with arbitrary cache partitions.
For systems that couple multiple code cores to each IL2 partner core, through-
put directly impacts the potential performance improvement of IL2 caching because
multiple requests may be in the queue at once. Multiple cores may take cache misses
at the same time, but the IL2 can only process one request at a time. Any delay in
processing the request adds to the latency of the code core’s IL2 access. However,
as previously mentioned, the IL2 caching scheme is conducive to logically unifying
multiple IL2 partner cores into multi-bank distributed caches. Linearly increasing the
number of banks in the cache increases the throughput by the same factor3 to the
first-order approximation that neglects network contention.
In either case, regardless of whether IL2 partner cores serve one code core or
multiple code cores, we expect that the throughput characteristic can be massaged
(possibly by multi-banking the cache) such that it does not limit the potential perfor-
mance improvement in the code core(s). In that sense, the throughput characteristic
of the IL2 is less important to application performance than the latency component
3The size of the logical cache increases by the same factor.
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is. The theoretical throughput estimate may be degraded given any contention aris-
ing from memory traffic from unrelated cores (as was seen in the branch predictor
analysis), but we expect that the throughput should still be workable.
Incidentally, it is interesting to compare the throughput of a single IL2 partner
core against its hardware equivalent. For the purpose of comparison, assume a het-
erogeneous multicore architecture otherwise like Evolve but with some cores used as
dedicated 128KB hardware L2 caches that are functionally identical to IL2 caches.
Assuming that the L2 caches have a 3-cycle read latency, they could fulfill cache fill
requests at a rate of one every 12 cycles. Two cycles are required to receive the header
and address. The address cycle and two additional cycles are needed to retrieve the
cache line. The 8-word cacheline is then serialized over the memory network one word
at a time, requiring eight cycles for a total of 12.
The integrated hardware cache doubles the throughput of the software solution
and may actually more than double the throughput if it overlaps the serialization
of the cacheline over the network with processing for the next memory request–
something the software cannot do because cores are single-issue and single-threaded.
The performance of the software scheme will never rival the performance of the inte-
grated hardware, but as Section 8.2.4 will show, the software solution is much more
versatile, and we expect that any throughput deficiencies can be overcome.
Latency Implications
Since code cores have blocking caches that do not resume execution until the entire
cacheline has been received, the latency of the IL2 partner core is the fundamental
limiter for potential performance improvement in the code core(s). There are several
aspects of the IL2 design that impact the effective latency. They are as follows:
1. Intrinsic throughput. If an IL2 partner core serves more than one code core,
concurrent requests from multiple cores can only be processed one at a time
in the partner core; this delays responses to some requests and degrades the
potential performance improvement to code core execution.
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2. Prefetcher interference. Replies from DRAM for previous prefetch requests may
contend for compute cycles with memory requests from code cores. In many
cases the memory requests should be higher priority, but the dynamic router
hardware only provides basic round-robin arbitration between messages4.
3. Network contention. Memory traffic from unrelated cores may back up network
buffers between the IL2 partner core and its code core(s). A back-up delays
request processing which increases the effective response latency.
Unfortunately, unifying IL2 partner cores in multi-bank caches does not improve
the latency. Not much can be done to improve latency within the IL2 core. As the
Future Work chapter suggests, however, memory requests to the IL2 can be avoided
in the first place by prefetching into the data cache of code cores directly. The present
incarnation of the IL2 cannot do so because the shared memory engine does not yet
support reads and writes to and from the data cache in a core. But, in the future
when support for the data caches is added, the IL2 should serve as one part software
cache and one part DMA engine for a code core, predictively running ahead of code
core execution to prefetch cachelines.
Ultimately, even if the effective latency of the IL2 partner core were 50-60 cycles,
it would still represent a big improvement over the hundreds of cycles that DRAM
latencies approach. Section 8.2.3 will study the effects that the IL2 latency and the
DRAM latency (in processor clock cycles) have in a practical, real-world application:
a JPEG encoder.
8.2.3 JPEG Encoder Benchmarks
This section demonstrates the implications of the IL2 partner core’s throughput and
latency in an end-to-end, real-world application: the JPEG encoder described in
Section 7.2.4. A single code core running a JPEG encoder kernel is coupled with
a single IL2 partner core. The IL2 partner core employs a Structure-Aware pixel
block prefetcher for the image data structure used in the JPEG encoder algorithm.
4Round-robin arbitration makes proving deadlock-avoidance networking protocols much simpler.
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Table 8.2: IL2 Benchmark Machine Configurations
Configuration Evolve Clock DRAM Clock Avg. DRAM Read-Latency
Embedded 800MHz 666MHz 245 cycles
Mid-Range 1200MHz 800MHz 155 cycles
Aggressive 1600MHz 1066MHz 118 cycles
On average over various Evolve machine configurations, the IL2 partner core with
its pixel block prefetcher enables a 10% improvement in the absolute performance of
the JPEG application. The pixel block prefetcher attains a 95% prefetch efficiency
which has the potential to be applied for prefetching directly into the cache of the
JPEG core instead of the IL2 partner core cache for as much as a 50% improvement
in absolute performance.
The JPEG-IL2 software system is benchmarked for three Evolve machine config-
urations that make varying assumptions about the amount of contention at the code
core’s DRAM DIMM, and thus various assumptions about the effective latency of
DRAM requests. Since multiple cores share a DRAM DIMM in a tiled multicore
architecture like Evolve, contention can be high, perhaps higher than the estimates
used here. Contention is modeled in terms of the average number of processor cycles
it takes for the DRAM DIMM to respond to each read request. The contention for
write requests is assumed to be similar.
The first machine configuration models an embedded system with fewer DRAM
DIMMs than the other configurations and thus higher contention at the DIMM. Since
the IL2 serves only the JPEG core, the extra DRAM latency gives the prefetcher
thread extra cycles to make predictions and issue prefetch requests which improve
the IL2 cache miss rate and thus improve application performance. The other two
configurations have lower average DRAM latencies in attempt to stress-test the IL2’s
prefetcher by starving it of cycles. Table 8.2 gives the configuration summaries. The
average read latency parameter is derived from the other properties; it is the most
relevant. The DRAM clock is the marketing-speak DDR clock frequency. And, a
1600 MHz Evolve core in the future may not be realistic without deeper pipelining.
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Figure 8-3: Cycle Counts for the IL2 JPEG Encoder Benchmark
Figure 8-3 gives raw cycles counts for each machine configuration under various
caching scenarios. The same input is used in all cases and the input is assumed to be
exclusively in main memory as though it has just been transferred to DRAM from
the hard drive unless otherwise stated. Thus the vast majority of the IL2 misses are
intentionally cold misses to extract the performance of the prefetcher. The image
input data represents one color channel for a 128x128 image.
The collection of cache scenarios in Figure 8-3 has been chosen to highlight differ-
ent aspects of the IL2’s performance. The leftmost scenario represents the baseline
performance of the JPEG encoder application; it benchmarks the JPEG encoder
with no intermediate IL2 level in the memory hierarchy between the code core’s data
cache and the DRAM. The next scenario represents an upper bound on performance
by warming up the code core’s data cache such that it effectively never misses and
never accesses the IL2 during the encoding process.
The next scenario represents an upper bound for the performance potential of the
IL2 and its pixel block prefetcher; the IL2 cache is warmed up such that L1 misses
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from the data cache in the code core effectively never miss in the IL2. The next
scenario captures the overhead the IL2 cache adds for cold misses; in this scenario,
the IL2 uses no prefetching and all memory requests miss in both the data cache
of the code core and the IL2 cache. The final scenario demonstrates the prefetch
efficiency of the the IL2’s pixel block prefetcher; the IL2 is not warmed up but runs
with the pixel block prefetcher which brings cachelines into the IL2 just-in-time for
the effect of a warmed up IL2 cache.
Figure 8-4 distills the raw cycle counts in Figure 8-3, demonstrating the absolute
performance improvements of using the IL2 under the various caching scenarios over
the baseline caching scenario in which the IL2 is not present. Absolute performance
improvement derives from the simple ratio of the cycle count under a given cache
scenario to the cycle count where no IL2 is present.
Specifically, for each of the three Evolve machine configurations, the scenarios
in which the IL2 cache is warmed up, uses no prefetching, and uses the pixel block
prefetcher are compared to the baseline. In each machine configuration, the absolute
performance improvement when using the pixel block prefetcher approaches the upper
bound on performance potential as measured in the warmed up IL2 cache scenario.
Over the three Evolve configurations, the pixel block prefetcher enables the IL2 to
provide an average absolute performance improvement of roughly 10% for the JPEG
encoder.
Figure 8-4 also indicates that the presence of the IL2 without prefetching only
degrades the performance of the JPEG encoder over the three Evolve machine con-
figurations by an average of roughly 2% despite the fact that all memory accesses to
the IL2 miss in the IL2 cache; recall that the benchmarks assume all image data is
initially in DRAM unless otherwise stated. This benchmark captures the impact that
the IL2’s increase in the miss-penalty has on the performance of the JPEG encoder.
The intent is that the prefetcher thread in the IL2 will eliminate cache misses in the
IL2, but the result is interesting nonetheless.
The raw cycle counts in Figure 8-3 are also distilled in Figure 8-5 to highlight
the prefetch efficiency of the IL2’s pixel block prefetcher. The efficiency of the block
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Figure 8-4: Absolute Speedup for the IL2 JPEG Encoder Benchmark
prefetcher is the simple ratio of its improvement in absolute performance to the im-
provement in absolute performance of the warmed up IL2. The caching scenario with
the warmed up L2 represents the upper bound for IL2 performance. Over the three
Evolve machine configurations, the pixel block prefetcher is able to achieve an average
prefetching efficiency of roughly 95% which approaches the upper bound.
One might expect that a nearly perfect prefetch efficiency would translate into a
performance improvement that rivals that of the warmed up code core data cache. As
the cycle counts in Figure 8-3 showed, the upper bound on the absolute performance
improvement is an average 53%; the IL2 and its pixel block prefetcher only achieves
10%. The reason for this is simple: the prefetcher prefetches into the IL2, and since
code cores having blocking caches, the overhead of retrieving cachelines from the IL2
is high.
As previously shown, a significant portion of IL2 latency results directly from
having to serialize cacheline replies over the memory dynamic network 32 bits at a
time. More accurately, code cores feel the full effect of that latency because they
block until the entire cacheline has been received. Though the idea is deferred to
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Figure 8-5: Efficiency of the Structure-Aware Pixel Block Prefetcher
future work, one may improve the effective latency of the IL2 cache by returning the
words of a cacheline slightly out of order in the IL2 read-hit case. A modification to
the cache state machine in a code core might allow the word at the memory address
that caused the cache miss to be returned first with the other words following. This
standard technique would allow the code core to resume execution 7 cycles earlier.
Future work will quantify the benefits of this approach.
Also as previously mentioned, another way to improve the effective latency of the
IL2 is to avoid paying it in the first place. The 95% prefetch efficiency of the pixel
block prefetcher could be applied not to prefetching cachelines from DRAM into the
IL2 but to prefetching cachelines from DRAM directly into the data cache of the code
core(s). Assuming that the IL2 could maintain its present 95% prefetching efficiency
while prefetching into the data cache of the code core, improvements to absolute
performance for the JPEG encoder application of roughly 50% might be attained;
recall that the upper bound is 53% as the results for the caching scenario with a
warmed up code core data cache show.
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8.2.4 Introspective Computing Potential
Given the discussion about the IL2’s performance characteristics, the qualitative im-
plications of those characteristics, and the real-world quantitative impact of those
characteristics for an example JPEG encoder application, this section addresses the
IL2’s potential in the context of Introspective Computing. The Introspective L2 Mem-
ory System with Structure-Aware Prefetching demonstrates a practical and general
Introspective Computing run-time optimization scheme. It shows strong potential for
Partner Cores performance and power optimizations. It showcases the versatility of
Evolve’s introspection mechanisms for run-time optimizations. And finally, by simple
extension, it shows the flexibility of RLU-accelerated software caching and prefetching
schemes.
Though the example prefetcher developed for the JPEG application does not ma-
nipulate the DRAM burst length to reduce access latencies and power consumption,
modifying it to do so would be fairly simple. We expect to develop a simple API be-
tween Structure-Aware prefetchers and the DRAM memory controller for the cause.
The power optimizations that this enables complement the performance potential
demonstrated in Section 8.2.3. A more refined implementation of the pixel block
prefetcher that prefetches directly into the data cache of the JPEG code core may
improve the performance of the JPEG encoder by as much as 50% while reducing
DRAM power consumption. Improved performance and reduced power consumption
per DRAM-word retrieved translate into overall energy savings.
For example, a future smart phone built around a simple multicore Evolve chip
could exploit Evolve’s retaskable silicon resources for a single-chip Software SoC solu-
tion. Cores within an Evolve chip could be used for wireless communication systems,
general-purpose computing, graphics, and JPEG encoding for a digital camera mod-
ule. The Software SoC configuration has the potential for lower power because it dy-
namically load-balances homogeneous hardware elements between functions instead
of employing multiple dedicated chips or dedicated heterogeneous elements. When
running in JPEG encoding mode to compress images for the camera module, a JPEG
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encoder core could run alongside an IL2 partner core with a pixel block prefetcher
that does coalesce future block accesses to save system energy. System energy savings
directly extend the battery life of the smart phone.
In addition to performance and power optimization, the IL2 demonstrates a type
of silicon-area optimization. The IL2 allows an application to specialize the silicon
resources of a generic, homogeneous Evolve core as a memory core if doing so benefits
the application more than using the core for parallel computation. In that sense, the
IL2 demonstrates the versatility of Evolve’s silicon substrate. Furthermore, Evolve’s
hardware mechanisms attempt to maximize the utilization ratio with which the silicon
resources of a core can be retasked; in the context of the IL2 system, the incorporation
of the RLU and its dual-use lookup table memory enables a core to be retargeted as
a memory 2x as large as it otherwise could be.
Recall from Chapter 7 that the evolve assembly language version of the IL2 com-
ponent is unable to match the 128KB 4-way cache that the Evolve bV version realizes;
it only realizes a 64KB 4-way cache. In the Evolve implementation, the RLU dual-use
lookup table memory is used to store the cache tags, freeing up the data cache for
data instead of cache tags.
Evolve’s hardware mechanisms further improve silicon-area optimization by en-
abling high enough throughput while processing memory requests for a prefetcher
thread to execute in spare IL2 partner core cycles. Prefetching optimizes the IL2
cache miss rate and therefore improves application performance. Yet, prefetching
would seem to deliver diminishing returns were it performed in a separate core on
its own and not within the IL2. To prevent sending spurious requests to DRAM
for cachelines that are already in the data cache(s) of the code core(s) or in the IL2
core(s), the prefetcher must constantly query the IL2 for hit status (and indirectly
for code core hit status).
Distributing the cache and prefetch logic over separate cores would add unneces-
sary communication overhead between the hypothetical cache core(s) and prefetching
core(s), and it would add complexity to prefetchers that were sufficiently general.
Evolve’s hardware mechanisms enable the prefetcher thread to be integrated into the
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same core that the cache is in, eliminating the communication overhead.
Lastly, the IL2 partner core demonstrates the flexibility of the Partner Cores soft-
ware optimization solutions. Unlike with hardware prefetching logic, the prefetching
logic in the IL2 is customizable to match the specific structure of the application
it prefetches for. Customizability relaxes the constraint that alternative hardware
prefetchers must adhere to: that the prefetch heuristic must improve performance
for a broad class of applications to warrant dedicating fixed-function silicon resources
to it. Structure-Aware prefetchers do not use fixed-function resources; they exploit
Evolve’s homogeneous, retaskable cores and the flexibility of a reprogrammable soft-
ware solution for aggressive, custom prefetching algorithms. Accordingly, they have
greater potential prefetch efficiency.
In addition, by simple extension of the work we present in this thesis, the flex-
ibility of Partner Cores software optimization enables run-time optimizations to be
dynamically configurable. A software solution enables the caching scheme or the
prefetching algorithm to be managed dynamically, adapting either explicitly or au-
tomatically to whichever scenarios most benefit the application in a given phase.
In one phase, a prefetcher in the style of a helper thread may be most beneficial.
In another, a prefetcher that is Structure-Aware may be more beneficial because it
can de-interleave future memory requests and schedule them contiguously for lower
DRAM access latency and power per word. Prefetching heuristics may also be learned
and evolved over time.
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Chapter 9
Future Work
In this chapter we suggest a few ways to improve upon the analysis in this thesis. We
develop an assortment of general enhancements for the Evolve architecture. Then we
discuss ways to improve the architecture of the RLU specifically. Next, we present
potential improvements to the Software SoC applications and run-time optimization
components we have developed. Finally, we discuss infrastructure improvements and
minor architectural enhancements that would make the Evolve architecture attractive
for deployment in Software SoC systems.
9.1 Fully Benchmarking the Run-time Components
Due to time limitations, we were unable to fully benchmark the branch predictor
run-time component developed for this thesis. A study should be performed to
demonstrate quantitatively how the branch predictor throughput and latency im-
pact a broad class of applications. We suspect that the branch predictor will not be
able to keep up in all applications, degrading the potential performance improvement
to a degree. Code with localized regions of high branch frequency in the dynamic
instruction stream will be impacted in complex ways. For example, tight loops may
pose difficulty. On the other hand, we expect that many applications will benefit
from the branch predictor; we hope to identify those applications as well.
As for the IL2 run-time component, as mentioned, the IL2’s prefetcher should
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apply its prefetching efficiency to prefetching directly into the data cache of its code
core in the style of a smart, programmable DMA engine. When this modification
is complete, Structure-Aware prefetchers for many different applications should be
developed so that we may assess the utility of Structure-Aware prefetching over a
broad class of applications. In addition, we plan to slightly modify the cache miss
state machine within a core such that it can receive cachelines from IL2 read-hit
replies with the words out of order; first sending the particular word that caused the
cache miss will allow code core execution to resume 7 cycles earlier and reduce the
average effective latency of an IL2 access. The modification to the IL2 code to return
words out of order is trivial.
In addition, while time limitations prevented us from completing the task in this
thesis work, Structure-Aware prefetchers that exploit their potential for power opti-
mization should be developed and benchmarked. We intend to develop power mod-
els for the Evolve architecture and develop ways to assess objectively the degree to
which Structure-Aware prefetchers reduce total system power. We must demonstrate
that Structure-Aware prefetching can reduce DRAM power consumption by a factor
greater than the added power consumption of executing a prefetch thread in an extra
core in the first place.
9.2 Area, Clock, and Power Characterization
The performance benefits of the Evolve architecture for bit-level and sub-word par-
allel programs and introspective run-time optimizations must be weighed against the
impact Evolve’s architectural features have on the area, cycle time, and power con-
sumption of each core. Due to time limitations, this work offers no quantitative
analysis on the subjects but suggests compelling qualitative arguments for why the
impact will be minor. Some of the issues that need to be quantitatively explored are
as follows.
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9.2.1 Impact on Core Area
We must determine whether or not Evolve’s enhancements to Raw cores for intro-
spection and bit-level computation improve performance enough for a sufficiently
important class of applications to merit the increase in the silicon-area footprint of a
core.
The Software SoC applications developed for this thesis demonstrate 144x and 4x
performance improvements over single-core implementations on Raw. A conservative
upper bound on the size of an Evolve core assumes it is 2x the size of a Raw core.
This is perhaps a gross overestimate but it is illustrative nonetheless. For the 802.11a
convolutional encoder with the conservative area estimate, the performance per unit
area benefit is still 72x. For the block encoder, the performance per unit area benefit
is 2x though it may be higher with a parallel implementation.
Based upon quick, back-of-the-envelope estimates using numbers from the Raw
design, we project that most of Evolve’s enhancements should require negligible area.
The various 2-read-port/1-write-port register files, the extra 16 configuration registers
in the event counter modules, the queue functional unit logic, the majority of the RLU
AVGSIMD units, and any extra decode logic should all take a total of less than 10% of
the area of a Raw core. The RLU Bit Permuter, 8-bank 16KB lookup table memory,
and 3.4KB configuration cache, on the other hand, may require a lot more area.
The dual-ports that are assumed in most memory structures will increase the area as
well, but alternative banked memory architectures may provide sufficient performance
characteristics and require less area.
We intend to quantitatively assess the area footprint of an Evolve core. We should
mention, however, that dual-porting the memories may not be necessary. Standard
banking techniques may be less expensive if the rate of resource conflicts is acceptable.
The instruction memory, however, may potentially require true dual-porting since it
is accessed every cycle.
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9.2.2 Impact on Cycle Time
We must determine whether or not Evolve’s enhancements to Raw cores for intro-
spection and bit-level computation can be incorporated without increasing the cycle
time of the critical path.
One of the major design goals for Evolve’s introspective mechanisms is to mini-
mally impact the cycle time of the core. We’re confident that most of Evolve’s features
will have little impact. We expect that each 2KB bank of the 8-bank lookup table
memory should not pose a problem either given that on Raw, the comparably-sized
tag store memory is accessed and then greater than an 18-bit comparison performed
all within the same cycle.
The Bit Permuter stage of the RLU, on the other hand, could be too slow for single-
cycle operation. Examining the slacks in the Raw datapath for comparison indicates
that there is some time left in the RF and TC stages surrounding the permute stage
that Bit Permuter could use. The configuration from the configuration cache should
be ready quickly enough for use at the end of the RF stage. Effectively, this would
pipeline the Bit Permuter. If at the desired clock speeds the permuter is still too slow
(though doubtful), an extra stage should be added to the RLU. This will impact the
pipeline latency of the RLU, but future RLU enhancements will lessen the effect.
9.2.3 Impact on Power Consumption
We expect to evaluate the RLU, in particular, to compare performance per watt
numbers to what one may achieve with FPGAs, ASICs, and basic tiled architecture
implementations. Comparing our work with Wentzlaff’s prior work [27], we expect
to demonstrate large performance per watt improvements over implementations on
basic tiled architecture. We hope that the performance per watt of the RLU will
approach that of the FPGA and narrow the gap between reconfigurable solutions and
custom ASIC implementations.
These performance per watt expectations assume a carefully designed RLU; RLU
VLIW instructions could be power-inefficient if not carefully implemented. The RLU
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VLIW mux control signals that specify which AVGSIMD unit to take each output bit
from should also be used to aggressively gate AVGSIMD unit inputs. Gating at the
single-bit granularity would turn on each AVGSIMD unit only at the bit positions
that will be used in the final VLIW output.
As for the Bit Permuter, a study should be performed that optimizes functional
power against the power consumption. It may be possible to design an alternative
permuter that looks less like a 1-bit wide 64x96 bit crossbar and more like muxing
between parallel rlmi units or more general rlvmi units that shift by a variable amount,
mask, and insert bits.
Unfortunately, alternatives will be less general than the current formulation and
may degrade the utilization rate of the lookup table resources. We are optimistic
that the power consumption of the Bit Permuter in its present incarnation will not be
problematic; Raw’s power consumption is low despite the fact that each core contains
two 32-bit wide 5x5 crossbars and two 32-bit wide 7x7 crossbars that can be exercised
with high duty cycles in practice.
9.3 General Architectural Improvements
We have formulated many ways to improve the Evolve architecture despite its promis-
ing early results. Some of the simpler ideas are examined here. They range from lower
latency core partnerships to general versatility improvements to hardware mechanisms
for automatic introspective optimization.
9.3.1 Lower Latency Core Partnerships
The branch predictor, in particular, illustrates the need for core partnerships with
minimum total optimization latency. One idea for lowering the total latency will
address the communication latency component.
Evolve’s memory dynamic network was chosen initially for reporting event mes-
sages in the Partner Cores framework because events are intrinsically dynamic and
impossible to statically-schedule in many cases. However, it should be possible to
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dedicate one of the static network links between cores for reporting event traffic,
making the link unavailable for general-purpose use and through-routing. In this
static network scheme, optimization replies from the partner core would still use the
memory dynamic network.
Adding an extra input port to each static network crossbar would allow the code
core’s processor pipeline to send event messages from the event counters through
the extra port to a configurable output port and to send values as normal from the
existing port to any of the remaining output ports. Simple logic would be added to
the static switch coprocessor to guarantee that general-purpose routes never attempt
to move inputs to the reserved output port, perhaps throwing an exception if one did.
Using a static network in this way would save the overhead of dynamic routing
in the memory dynamic network for reporting event messages. In addition, since
communication patterns on Evolve’s static networks must be statically planned, it
would be possible to plan them in a way that eliminated the network contention from
through-routing that the memory dynamic network suffers; ordinarily, when using
the memory dynamic network, memory traffic from unrelated cores could back up
network buffers between the code core and partner core which can lead to dropped
events or increased optimization latency.
9.3.2 64-bit Evolve Extension
Originally, we intended for this work to target 64-bit cores. 64-bit cores have several
distinct advantages. First, they easily allow for address spaces larger than 4GB.
Second, since Evolve cores elect a unified register file for integer values, RLU sub-
word vectors, and floating point values to save area, a 64-bit data path allows for
double-precision floating point values where 32-bit cores allow only single-precision.
Widening the customizable bit-level VLIW datapath of the RLU to 64-bits may also
have been advantageous.
Unfortunately, modifying the Raw infrastructure to compile, assemble, and simu-
late 64-bit binaries proved too time-consuming. In the future, we hope to assess how
the transition from a 32-bit to a 64-bit datapath impacts the power, area, and cycle-
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time characterizations of the Evolve architecture. Also, it is not clear if the present
Bit Permuter architecture scales well to larger word-sizes. Fortunately, it only needs
to scale to 64 bits to match machine word-sizes for the foreseeable future.
9.3.3 Automatic Hardware Introspective Mechanisms
While the Partner Cores framework represents a general hardware-software solution
to run-time optimization, there are likely to be simple run-time optimizations that
have ubiquitous application for which integrated hardware solutions make sense. For
example, there are many power optimizations within the processor core that can be
used.
For example, some form of predictor could speculate for each instruction which
output bits will be modified in the result or which of the input bits are significant
(perhaps by nibble). The prediction would be used to read or write only the necessary
bits in the register file, to dynamically turn off bits in the pipeline registers, or to
dynamically turn off portions of functional units that will not likely affect the result.
The idea can be extended to the cache as well, reading and writing only those bits
that are necessary instead of entire words. In the future, we will investigate these
ideas to determine their feasibility, building upon any related work. If speculation
is impractical, the general idea can still be applied statically. We hope to develop
additional automatic run-time power optimizations as well.
9.4 Enhancements to the RLU Architecture
We have formulated many ways to improve the RLU architecture. Ideas for additional
AVGSIMD units, modifications to the AVGSIMD lookup table unit for increased per-
formance even if the Bit Permuter requires additional pipelining, and more function-
ally powerful units are discussed here.
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9.4.1 Additional AVGSIMD Functional Units
The present incarnation of the RLU lacks AVGSIMD units for multiplication, muxing,
variable shift, and and-or-invert. We hope to implement these and other units for
common logic functions in the future. A sketch for a variable shift unit can be found in
Appendix B. We intuit that it is possible to design an AVGSIMD multiplier, but time
limitations prevented us from developing one for this thesis work. We concede that
the multiplier is necessary if the RLU truly is to be a SIMD replacement. However,
even if the general AVGSIMD multiplier is impractical, a standard SIMD multiplier
could be used.
9.4.2 AVGSIMD Lookup Table Enhancements
We expect that the present RLU architecture will not appreciably impact the critical
path of an Evolve core. However, if future studies indicate that it would, it may be
possible to pipeline the Bit Permuter within the RLU without increasing the pipeline
depth of the RLU as a whole by allowing the permuter logic to bleed into the previous
RF stage and the RLU execution stage, the TC stage.
Alternatively increasing the pipeline depth of the RLU is not desirable because it
increases the latency between when the input data enters the RLU and when results
are ready; for RLU codes with tight serial dependencies such as FSMs, the extra cycle
is difficult to fill and may be wasted consequently. We have, however, formulated a
general architectural enhancement for improving the throughput of the RLU that will
also reduce the impact of potential pipeline latency if the pipeline depth of the RLU
must indeed be increased.
Currently, finite state machines such as the 2-bit counters in the partner cores
branch predictor example are realized by retrieving state from lookup table storage,
feeding the state into another lookup table to implement some combinational logic,
then writing the result back to the original location. The state must be kept in RLU
table memory because there is too much of it to fit it all in register file storage. During
the FSM process, the state address bits from the retrieval step can be cached and
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locally bypassed so that the operation for writing back the new state does not have
to go through the Bit Permuter stage(s) again to regenerate the address.
One way to cache previous addresses is to add a 2- or 4-entry, 12-bit, shared
read/write port register file at the input of each of the eight RLU lookup table banks.
In bV, the lut primitive would specify and use configuration bits in the corresponding
microcode to encode whether or not to write the lut input address to a register and
which register to write it to. A new fsm primitive would implement the combinational
logic just as lut used to, but will also specify a register from which to retrieve write
address bits for writing back the combinational logic result. The RLU lookup tables
already have independent read and write ports, so adding a simple address-bits-bypass
would allow back-to-back lut and fsm operations.
As mentioned, regardless of whether the RLU pipeline depth must be increased,
this architectural feature is beneficial for the code examples developed in this thesis.
The fsm mechanism would improve throughput and latency in the Dynamic Partner-
Assisted Branch Predictor by shaving off one cycle. The fsm mechanism would also
improve the throughput of the IL2 by shaving off two cycles in the LRU update logic.
9.4.3 3-ary Functional Units
Presently all units except for the lookup table unit within the RLU are 2-ary units.
For the lookup table unit, the Bit Permuter provides a third vector of data which
demonstrably improves the performance and versatility of the lookup table unit. Since
the Bit Permuter already provides the output bandwidth for the lookup table unit,
the remaining units may be extended to 3-ary operations. 3-ary arithmetic is one
well-known technique for accelerating reduction computation.
In general, 3-ary operations may degenerate into 2-ary operations to maintain
backward compatibility. To do so, one input is given a clever value that exploits
some arithmetic or logical identity property. For example, a 3-input add degenerates
to a 2-input add if the third input is held to zero; a 3-input logical AND operation
degenerates into a 2-input AND operation if the third input is held to ’1’.
Especially for the logical operations in the RLU, better facilities for reductions
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can improve throughput. 3-ary units instead of 2-ary units would require fewer com-
putations to achieve the same reduction result. Indirectly, the increased arity may
also be useful in codes with tight serial feedback because it may be able to eliminate
dependencies that exist in a dataflow graph if the graph assumes 2-ary operations
but not if the graph assumes 3-ary operations.
9.5 Application/Case Study Improvements
This section describes potential improvements to the applications/case studies devel-
oped in this thesis. The 802.11a convolutional encoder and 8b/10b block encoder
are discussed simultaneously. Suggestions for the Dynamic Partner-Assisted Branch
Predictor and the Introspective L2 Memory System follow.
9.5.1 Improving the Software SoC Applications
The 802.11a convolutional encoder and 8b/10b implementations in this thesis do not
represent the highest performance solutions possible; they could exploit multicore or
intra-core parallelism, respectively. In his Master’s thesis, Wentzlaff demonstrates one
way to parallelize the 802.11a convolutional encoder. His method and the intra-core
parallelism that the implementation in this thesis does use can be hybridized for a
higher performance encoder.
Likewise, the 8b/10b block encoder can be parallelized using a speculation tech-
nique similar to the spirit of the carry-select adder from digital logic design. In effect,
the output for a block would be computed for both parity possibilities and the correct
results selected later when the right value for the parity was available. Speculation
can be performed intra-core by exploiting the fan-out capabilities of the Bit Permuter.
Further speculation would span across multiple cores.
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9.5.2 Partner-Assisted Branch Predictor
As mentioned, enhancements to Raw’s core partnership facilities and the RLU will
benefit the branch predictor. Two examples have already been given: using the lower
latency static network and a new fsm primitive, respectively.
There are additional ways to improve performance. Adding support for masked
writes to each externally-exposed resource in the shared memory engine would elim-
inate the need for branch resolution events to include the branch instruction bits. In
the branch predictor handlers, this would improve throughput by eliminating the need
for pulling the instruction bits off of the network input when the predicted branch
direction has not changed. In total, these optimizations should improve maximum
throughput to one branch update every 7 cycles with prediction updates effective in
as little as 20-21 cycles.
9.5.3 IL2 Structure-Aware Prefetching
As mentioned, the IL2 currently prefetches into the IL2 cache not the data cache of
its code core(s). Prefetching directly into the data cache(s) of the code core(s) would
eliminate data cache misses in the first place, avoiding application stalls. This solution
has the potential, as the JPEG encoder benchmark analysis shows, to dramatically
improve the performance of the IL2 system. Alternatively, it is possible to design
the scratchpad memory such that it can be used as an auxiliary cache1. Prefetching
could then proceed aggressively without concern for polluting the main data cache.
There is also a lot of potential for improving the IL2’s Structure-Aware prefetchers.
They do not presently exploit their potential for minimizing DRAM latency and
energy consumption. The application-specific knowledge they possess should be used
to introspectively schedule future memory accesses in a way that coalesces requests for
contiguous cache lines so that the memory controller can be instructed to change the
DRAM burst length to reduce DRAM latency and improve application performance.
1Scratchpad caching would dedicate some portion of the scratchpad to tags and some portion
to data. Cache accesses would require one read to check the tags, then another to read out the
cacheline. Tags would be retrieved with a 64-bit read and the cacheline with a 256-bit read.
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Changing the burst length has the added advantage of minimizing how often row
and column setup in the DRAM must be performed, saving energy. In the future
we hope to implement the smart-scheduling feature and enable DRAM-access logging
in the Evolve simulator to feed the traces into a memory controller/DRAM power
simulator and gather real estimates for energy savings.
For data structures that do not exhibit much memory locality between element
accesses, the smart-scheduling approach will not be useful. For example, some data
structures dynamically allocate elements from the heap, chaining elements together
via pointers. For these, prefetchers should be developed that can walk pointers. Or,
general pre-computation techniques in helper threading may be used.
Aside from modifying the prefetching model to prefetch directly into code cores
and developing power-optimizing Structure-Aware prefetchers, we hope to build upon
work in helper threading to develop tools that automatically generate IL2 Prefetch
Modules and Structure-Aware prefetchers for C or C++ applications. At minimum,
we plan to develop a library of Structure-Aware prefetchers for common data struc-
tures and a simple API for managing which prefetchers are plugged-in during a given
application phase.
In the future we also plan to develop any mechanisms needed for logically unify-
ing multiple IL2 cores into banks of larger distributed memories. The configurable
hash function in the cache-miss state machine of Evolve cores must be modified such
that the low bits of the cache index may be mapped to different IL2 partner cores
instead of always the same one. One mapping scheme uses the low bits of the cache
index to index into a configuration register file which holds dynamic message header
templates to different cores for each combination. Unfortunately, this approach does
not scale for distributed caches with many IL2 cores. We hope to develop a general
mapping scheme that will scale to an arbitrary number of cores without requiring a
commensurate number of configuration registers.
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9.6 Software SoC Deployment
The Software SoC communications applications developed in this thesis work, the
802.11a convolutional encoder and the 8b/10b block encoder, demonstrate that the
RLU is a well-suited target for implementing hardware designs. Within a single
core, the RLU provides a fabric of reconfigurable logic through the time-dimension.
Figure 4-14 shows how RLU’s in Evolve cores are interconnected via mesh commu-
nication networks to add a spatial dimension to the fabric. Using this reconfigurable
logic fabric, multicore Software SoC designs can be created.
While such Software SoC designs may be specified in the bV RTL developed for
this thesis work, in the future, we plan to develop a back-end for a System Verilog
compiler to translate existing System Verilog source into multicore bV source, viewing
the Evolve chip as a form of FPGA, effectively. We intuit that System Verilog con-
structs should map well to Evolve; the event-driven abstractions of Verilog and other
HDLs can translate into more area efficient designs since Evolve time-multiplexes a
small amount of reconfigurable logic between various logic circuits, conditionally eval-
uating circuits only when they need to be evaluated instead of statically allocating
resources to circuits and wasting potential computational bandwidth.
Evolve’s foundations in general-purpose computing and the explicitly-exposed
state and configurations of the RLU should enable Evolve to natively execute tradi-
tionally un-synthesizable Verilog constructs for verification, lending handily to field-
testing real systems and diagnosing dynamic problems. Approaching reconfigurable
logic from the general-purpose computing side also virtualizes the amount of avail-
able reconfigurable logic via high-performance cache mechanisms and a standardized
memory interface. Temporal reuse of reconfigurable resources is completely natural
given the existing memory interface to DRAM.
Given compiler support for System Verilog, we plan to add a small amount of true
FPGA fabric or a combination of ASIC hardware and a smaller amount of true FPGA
fabric to the Evolve chip around the periphery for use as glue logic to external devices.
Software SoC designs will execute in Evolve cores and interface to hardware modules
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such as analog-to-digital converters, digital camera modules, wireless transceivers,
DRAMs, and others via the glue logic.
The glue logic would be used for buffering at asynchronous boundaries, serializa-
tion and deserialization to match Evolve’s fixed 32-bit network interface, configurable
Input/Output Blocks (IOBs) for flexible signaling between Evolve and external de-
vices, and room for a small amount of random logic to relieve Evolve cores from
having to meet hard timing constraints where a device requires input every cycle.
In effect, the random logic might be programmed to inject filler, perhaps driving a
device to a NOP state whenever no other data was available in the network output
FIFO of whichever Evolve core was otherwise controlling the device.
The reconfigurable logic fabric that Evolve provides, the future development of a
System Verilog back-end to target that fabric, and the future incorporation of periph-
ery glue logic on an Evolve chip should complete Evolve’s Software SoC capabilities
and make it deployable in real-world, embedded Software SoC systems.
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Chapter 10
Related Work
This chapter examines research related to Introspective Computing and the Partner
Cores framework. Helper threading, fault tolerance, dynamic power management in
processors, dynamic code optimizers, and dynamic translation systems are among
the related research areas. This chapter focuses on helper threading because it most
closely relates to our work.
10.1 Helper Threads
The key difference between the Partner Cores framework for introspective optimiza-
tion and related research in helper threading is that our work uses separate cores for
optimization. This has both benefits and disadvantages.
Moving optimization threads to separate cores helps by eliminating contention
over compute resources between the main thread and the optimization thread. Using
separate cores to eliminate resource contention has two direct advantages: the extra
computational bandwidth allows Partner Cores optimizations to make more general
optimizations than helper threads and it makes the Partner Cores approach scal-
able for composing an arbitrary number of concurrent optimization threads without
aggravating resource contention issues as doing so in the helper threads framework
would.
The Evolve architecture facilitates core partnerships and builds upon the benefits
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of using separate cores to provide a few additional advantages. The bit-level acceler-
ation and hardware extensibility that the RLU provides make feasible a broader class
of optimizations, some of which may be more aggressive than those that are practical
with helper threading. Evolve’s explicitly-exposed microarchitecture, instructions,
RLU lookup tables, RLU configurations, and the shared memory optimization ab-
straction also broaden the class of optimizations that are practical in the Partner
Cores framework to include dynamic code-generation and dynamic recompilation.
While the Evolve Partner Cores approach reduces resource contention, broadens
the code optimization scope, provides scalable composition of optimizations, enables
more aggressive optimizations, and makes feasible a broader class of optimizations,
it does have a few potential drawbacks. However, Evolve’s introspective optimiza-
tion pipeline and various architectural mechanisms have been carefully designed to
attempt to minimize the impact of those disadvantages.
In general, moving optimization threads to separate cores could potentially in-
crease the latency of enacting optimizations. In addition, using a separate core may
require more area than using a spare execution units in an SMT processor. Lastly,
using a separate core may require more power than using spare execution units does.
We now discuss benefits and potential disadvantages in more detail.
10.1.1 Benefit: Reduced Resource Contention
While using spare execution units in wide SMT machines seems attractive from an
efficiency standpoint, in practice it limits the efficacy of the helper threading approach.
Most helper threads limit their optimization scope to a subset of the code in the main
thread. They typically focus on difficult-path branches [13] or delinquent loads [6, 12]
because they cannot, in general, obtain enough computational bandwidth for general
optimization without degrading the performance of the main thread.
In contrast, since partner core run-time optimization components execute in sep-
arate cores, partner core optimizations may obtain enough computational bandwidth
to optimize execution over the entirety of the main thread, making Partner Cores a
more general solution. Partner cores may potentially perform branch prediction for
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all branch instructions or memory prefetching for all load and store instructions in
the main thread. Partner cores can still use existing techniques and software tools
from helper threading, but they are not limited to them.
In addition to improving the code optimization scope, using separate cores allows
various optimization threads to run concurrently in multiple partner cores without ex-
acerbating resource contention issues like running multiple helper threads in an SMT
machine can [13]. Evolve’s hardware mechanisms allow a code core to be partnered
with multiple optimizing partner cores for the scalable composition of optimizations;
throughout, this thesis work suggests that a code core may be paired simultaneously
with partner cores for branch prediction and memory prefetching.
10.1.2 Benefit: Versatility
Because the Partner Cores framework assumes a tiled multicore architecture like
Evolve with programmable functional units within cores and an explicitly-exposed
microarchitecture, a broader class of optimizations is possible. Reconfigurable logic
enables hardware-acceleration optimizations. The RLU combined with the extra com-
putational bandwidth of using separate cores enables optimizations that are more ag-
gressive. The explicitly-exposed microarchitecture, instructions, RLU lookup tables,
and RLU configurations, and the shared memory optimization abstraction enable
partner cores to be used for dynamic code-generation and dynamic recompilation
optimizations as well.
As the Dynamic Partner-Assisted Branch Predictor and the Introspective L2 Mem-
ory System developed for this thesis have demonstrated, partner cores optimizations
are not constrained to pre-computation. The branch predictor uses the RLU to im-
plement a hardware branch prediction coprocessor engine and the IL2 implements a
cache controller and what is effectively a programmable DMA engine. In general, the
Partner Cores framework may be used for arbitrary coprocessor engines and applica-
tion accelerators.
The extra computational bandwidth of having a dedicated partner core for op-
timization and the bit-level acceleration that the RLU provides work together to
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enable deeper run-time analysis and more aggressive optimizations than are typically
possible with helper threads. We expect that many sufficiently interesting optimiza-
tions for code core execution will have intrinsically difficult optimization deadlines
that the helper threading model may not have the computational bandwidth and
computational efficiency to provide.
Evolve’s explicitly-exposed state and microarchitecture and the convenient shared
memory resource-map abstraction for modifying the state within a code core are con-
ducive to dynamic code-generation and dynamic recompilation optimizations. For
example, static network communication patterns on Evolve’s tiled multicore substrate
may be dynamically evolved for pipeline-parallelism, ILP, DLP, and TLP. RLU con-
figurations and lookup table memory images may be similarly evolved for the various
forms of sub-word parallelism. Or, a partner core may evolve a custom instruction
set for an application, configuring the RLU within a code core to implement that
instruction set; it would then dynamically recompile the application for the new ISA
target to improve performance.
10.1.3 Potential Disadvantage: Optimization Latency
While at first it may seem that moving an optimization thread to a separate core
may increase the latency between when the necessary information is available and
when an optimization is committed to the main thread, various aspects of the Evolve
architecture and future improvements to it help compensate.
On Evolve, messaging over the mesh communications networks can constitute a
non-trivial portion of the total optimization latency in partner core optimizations such
as branch prediction that have sufficiently difficult deadlines. The communication
latency can potentially be reduced, to a degree, by adjacently locating code cores and
partner cores and statically orchestrating communication between them to avoid the
overhead of dynamic routing and contention from unrelated traffic on the network.
Future improvements to the Evolve hardware will reduce the intrinsic communication
latency component in this way.
In its present incarnation, to further reduce latency, Evolve provides a per-cycle-
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configurable bit-level VLIW datapath: the RLU. The RLU may be used to accelerate
analysis and optimization within the partner core to drive down the computation
component of the total optimization latency.
Lastly, Evolve’s hardware-software introspection pipeline includes hardware for
pre-parsing code core event messages to remove the burden from partner cores soft-
ware of identifying event types and jumping to code appropriate for handling each
type. The pre-parsing hardware overlaps its duties with execution in the partner core
software so that if software is processing a prior event and does not have enough
throughput to keep up with the rate of events, the latency for processing the new
event is less impacted than it would be if the software had to perform the parsing.
10.1.4 Potential Disadvantage: Area Efficiency
Assuming that one starts with an SMT architecture, executing helper threads in free
units seems to be an area-efficient way to accelerate execution. The Partner Cores
framework and the Evolve architecture assume a different underlying architecture
than helper threads do. Arguably, applications may be mapped to tiled multicore
architectures with higher performance per unit area than they may be in SMT ar-
chitectures [25, 11]. Starting with a tiled multicore architecture, we would argue
qualitatively that Evolve’s mechanisms for the Partner Cores framework are area-
efficient.
One way to improve helper threading would be to build a special mini-processor
inside of the main SMT processor for executing helper threads. Instead, the Partner
Cores approach layers compact hardware mechanisms on top of a substrate of homo-
geneous processor cores enabling any core to serve that purpose. Evolve’s hardware
mechanisms enable a remote partner core to perform the function of the special pro-
cessor inside the main processor, but do so in a flexible, distributed way that allows
the partner core’s silicon resources to be used for many different purposes. When
helper threading is not useful, the silicon resources of a partner core may be used
instead for fully-featured, general-purpose computation or any other function that
does benefit the application.
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Furthermore, the Evolve architecture attempts to minimize the silicon area that its
various mechanisms add to the footprint of a Raw core, and when possible, architects
them such that their silicon resources are multi-purpose; applications that do not
benefit from introspection may still benefit from the silicon resources in other ways.
For example, The RLU may be used to accelerate time-critical portions of code. Or,
the RLU lookup table memories may be used as a scratchpad. Message-Metadata-
Triggered Interrupts can be used to accelerate the parsing of dynamic messages in
message-passing protocols such as MPI. The register file for queue configurations may
be used as a second bank of registers as an extra buffer before spill-code is required
in a program. The shared memory engine can be used for background block transfers
between cores in DMA fashion from one RLU table memory scratchpad to another.
10.1.5 Potential Disadvantage: Power Efficiency
Again, arguably, carefully implemented tiled multicore architectures may provide
a performance per watt advantage over SMT architectures. Starting with a tiled
multicore architecture, Evolve may represent an intrinsically more power-efficient
solution, in general. We do concede that using separate cores for optimization threads
may expend more power than executing helper threads in spare SMT units, but we
contend that the versatility of the Partner Cores approach, its potential for greater
generality, and its potential for aggressive system-level power optimizations may save
power or otherwise justify the tradeoffs we have made.
10.2 Other Forms of Introspective Computing
There is an enormous body of research in a similar spirit to that of Introspective
Computing though it goes by different names. This thesis focuses on run-time perfor-
mance optimizations, but Introspective Computing can be closely related to things
like fault tolerance and power optimization as well.
Two quick examples of introspective approaches to fault tolerance and power
management include dynamic verification and predictive signal transcoding. Todd
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Austin’s DIVA research [1] in dynamic verification for fault tolerance adds introspec-
tive hardware to the retirement stages of a speculative processor for continuously
detecting and correcting electrical faults and erroneous results from computation.
Wen et alia used introspective prediction in a coding technique [14] to reduce power
in on-chip buses.
There are also additional introspective run-time optimization technologies not
fully addressed in this thesis. DynamoRio [2] and rePlay [5], for example, dynamically
optimize code. Transmeta [8] dynamically translates code to a VLIW architecture
for improved power consumption.
217
218
Chapter 11
Conclusion
This thesis creates the multicore Partner Cores framework and develops the Evolve
architecture for Introspective Computing. Evolve is a versatile tiled homogeneous-
multicore architecture upon which hardware mechanisms for introspective observa-
tion, analysis, and optimization in the Partner Cores framework are layered. The
Partner Cores framework facilitates self-aware software systems that observe and op-
timize their execution to improve performance, reduce power consumption, or balance
user-defined constraints to maximize the utility of an Evolve computer over time.
The Evolve architecture is an extensible, adaptive substrate that applications
may dynamically specialize in whichever way most benefits the particular task at
hand. Specialization may coordinate various forms of parallelism across multiple
cores or within a core, creating custom datapaths at coarse and fine granularities.
Or as demonstrated, specialization may employ partner cores for application-specific
coprocessors or for exploiting Evolve’s explicitly-exposed microarchitecture to evolve
run-time execution optimizations.
Evolve’s various out-of-band hardware engines and reconfigurable-logic-accelerated
software effectively pipeline the Partner Cores introspective optimization cycle to lend
high-throughput and low-latency partnerships. The low total optimization latency en-
ables a broad class of run-time optimizations with hard optimization deadlines. The
Partner-Assisted Dynamic Branch Predictor and the Introspective L2 Memory Sys-
tem with Structure-Aware Prefetching implement two such run-time optimizations.
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In the branch predictor, Evolve’s features synthesize to sustain code core branch
frequencies as high as 1 branch every 9 cycles with no degradation in branch predic-
tor performance. Updates to predicted branch directions (if necessary) are available
within a minimum of just 27 instructions. Simulations suggest that enhancements to
Evolve’s core partnership mechanisms will reduce the update latency to 22 instruc-
tions, and future work should further improve the throughput and latency to 1 branch
every 7 instructions with updates effective in 20-21 instructions.
In the IL2, Evolve’s features synthesize to enable aggressive application-specific
prefetching that shows future promise for eliminating the majority of a code core’s
data caches misses and for scheduling memory prefetch accesses in a way that improves
DRAM latency and power consumption. The application-specific, Structure-Aware
pixel block prefetcher developed for the image data structure in the JPEG encoder
algorithm is able to eliminate 95% of the cycles otherwise lost to cache misses in the
IL2 when running the encoder. Future work in the IL2 will enable a 50% improvement
in absolute performance for the JPEG encoder.
While this thesis develops a cohesive framework for Introspective Computing,
there are likely comparable alternatives. It is our hope that this work may catalyze
future research in the area to identify and evaluate those alternatives, ultimately
realizing the Introspective Computing vision. Let us expect and imagine a world
of hardware and software that exhibits intelligence and self-awareness–software that
learns and grows, analyzing its environment and its place within it to organically
evolve specialized behavior and structurally reorganize...
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Appendix A
Software Jump Table Overhead
Evolve cores provide hardware to accelerate a 16-way case statement based upon the
contents of the usr field metadata in a dynamic message header. The alternative
software dynamic instruction stream follows. The case statement is implemented
with a jump table using two jumps such that jump vectors are stored in instruction
memory in jump instructions rather than in a table in data memory. Storing them
in instruction memory is preferable for minimizing cache misses.
The code requires that the table start at a 64-byte-aligned boundary (the low six
bits of the table start address being zero) such that adding a 6-bit offset (four bits
for the user field and the low two bits filled with zero for instruction-word-alignment)
to the start of the table can be performed with a simple XOR operation with no
carries. In fact, the operation can be performed with bit-insertion. Evolve’s built-in
rrmi bit-manipulation instruction is used.
Assuming that delivery of message headers to the processor has been enabled,
in the dynamic instruction stream below, rrmi first right-rotates cgni (the register-
mapped input port for grabbing the next general dynamic network word, in this case
the message header) by 18 bit-positions. It then masks the result with 0x3c to clear
away all but the usr bits. r4 (the table start address) is masked by the complement
of 0x3c, and finally, the two masked results are ORed together to get the final value.
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la r4, TBLOFFSET ; next instruct calcs which jump inst
rrmi r4, cgni, 20-2, 0xf<<2 ; srl by 18 use 5..2; use r4 elsewhere
jr r4 ; jump to jump instruct
nop
nop
nop
j TARGETx ; now jump to real target
; first instruction of target
One can see that even if the table offset is pre-loaded into r4 and the code is
optimized to make use of Raw’s tricky rrmi instruction, the custom interrupt vector in
the Message-Metadata-Triggered Interrupt scheme eliminates a few cycles of overhead
by jumping directly to the target when the header word arrives. For latency-sensitive
applications, this is significant. Since the hardware solution operates out-of-band
with respect to software execution, almost all of the latency can be overlapped and
hidden.
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Appendix B
AVGSIMD Variable Shifter
The following diagram details one possible implementation approach for an AVGSIMD
variable shifter. In particular, the diagram shows the 8-bit analog to a 32-bit vari-
able left-shifter. In effect, the shifter can scale all elements within an arbitrarily- and
variably-packed vector by a power of two. Support for right shifting and simultaneous
left and right shifting requires trivial modification.
Conventions
Let ai and si be the i
th bits in the input and output vectors
Let bj be the j
th bit of the variable shift amount
Let ci,j be the j
th configuration bit for bit position i
Functional Overview
E.g. packed 4-bit shifts: c4,0=c4,1=c4,2=c5,1=c5,2=c6,2=0, others 1
The 32-bit analog requires 5 configuration bits per output position
Generalizes to left/right shift with 1 extra config bit per bit position
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Figure B-1: 8-bit Analog to a Preliminary AVGSIMD Variable Shifter Design
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Appendix C
AVGSIMD Logic Unit
The following diagram details one possible implementation approach for the RLU
AVGSIMD logic unit. In particular, the diagram shows the 8-bit analog to a 32-bit
design.
Conventions
Let ai, bi, ci be the i
th permuter output bits
Let si be the logic unit’s i
th ouput bit
Let ci be the configuration bit for bit position i
Mux, And, Nand, Or, Nor, Xor, Xnor
Mux: cfgi=1, a=1-input, b=0-input, c=select
And: cfgi=0, a=b=1
st input, c=2nd input
Nand: cfgi=0, a=∼1st input, b=∼2nd input, c=1
Or: cfgi=0, a=1
st input, b=2nd input, c=1
Nor: cfgi=0, a=b=∼1st input, c=∼2nd input
Xor: cfgi=1, a=1
st input, b=∼1st input, c=∼2nd input
Xnor: cfgi=1, a=1
st input, b=∼1st input, c=2nd input
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Figure C-1: 8-bit Analog to a Preliminary AVGSIMD Logic Unit Design
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Appendix D
bV RTL Language Details
D.1 bV RTL Grammar
This section specifies the Bison grammar for the portion of the bV RTL language
relevant to application-specific instruction definitions and lookup table initialization
definitions. The grammar presented makes some minor modifications to the actual
grammar for clarity.
%token DECBASESYM HEXBASESYM LUTSYM BYPSYM SEXTSYM ZEXTSYM MUXSYM
%token INSTSYM REGSYM CSTOSYM CSTISYM CGNOSYM CGNISYM CMNOSYM
%token CMNISYM CSTI2SYM DEFSYM PERMSYM LUTLWSYM LUTSWSYM
%left ’|’ NOR
%left ’^’ XNOR
%left ’&’ NAND
%left ’<’ ’>’ EQSYM NEQSYM GTESYM LTESYM
%left ’+’ ’-’
%left ’*’
%left NEG
%left ’[’
%right ’~’
start
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: input
;
input
: /* empty */
| input perm_define_expr
| input lut_define_expr
;
lut_define_expr
: LUTSYM ’[’ expr ’]’ DEFSYM ’{’ lut_table_list ’}’ ’;’
;
lut_table_list
: lut_tbl_entry ’,’ lut_table_list
| lut_tbl_entry
;
lut_tbl_entry
: binary_string_with_x ’:’ expr
;
lut_bit
: ’i’ numeric_string
;
perm_define_expr
: PERMSYM ’[’ expr ’]’ ’(’ expr_list ’)’ DEFSYM expr ’;’
| PERMSYM ’[’ expr ’]’ ’(’ expr_list ’)’ DEFSYM register ’=’
expr ’;’
| PERMSYM ’[’ expr ’]’ ’(’ expr_list ’)’ DEFSYM LUTSWSYM
expr ’,’ expr ’,’ expr ’;’
| PERMSYM ’[’ expr ’]’ ’(’ expr_list ’)’ DEFSYM LUTLWSYM
register ’,’ expr ’,’ expr ’;’
;
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expr
: lut_bit
| register
| bypass
| INSTSYM
| comp_expr
| imm_expr
| replication
| concat
| sext_expr
| zext_expr
| lut_expr
| mux_expr
| expr ’+’ expr
| expr ’-’ expr
| expr ’*’ expr
| expr ’|’ expr
| expr NOR expr
| expr ’&’ expr
| expr NAND expr
| expr ’^’ expr
| expr XNOR expr
| expr ’<’ expr
| expr LTESYM expr
| expr EQSYM expr
| expr NEQSYM expr
| expr ’>’ expr
| expr GTESYM expr
| ’(’ expr ’)’
| ’-’ expr %prec NEG
| expr ’[’ expr ’:’ expr ’]’
| expr ’[’ expr ’]’
;
concat
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: ’{’ expr_list ’}’
;
lut_expr
: LUTSYM ’(’ expr ’)’
;
mux_expr
: MUXSYM numeric_string ’(’ expr ’,’ expr_list ’)’
;
sext_expr
: SEXTSYM numeric_string ’(’ expr ’)’
;
zext_expr
: ZEXTSYM numeric_string ’(’ expr ’)’
;
comp_expr
: ’~’ expr
;
imm_expr
: numeric_string HEXBASESYM numeric_string
| numeric_string DECBASESYM numeric_string
| numeric_string HEXBASESYM ’-’ numeric_string
| numeric_string DECBASESYM ’-’ numeric_string
| HEXBASESYM numeric_string
| DECBASESYM numeric_string
| numeric_string
/* this doesn’t work yet. it’s like Verilog 2001 */
//| numeric_string SIGNEDHEXBASESYM numeric_string
//| numeric_string SIGNEDDECBASESYM numeric_string
//| SIGNEDHEXBASESYM numeric_string
230
//| SIGNEDDECBASESYM numeric_string
;
replication
: numeric_string ’{’ expr ’}’
;
register
: REGSYM numeric_string
| CSTOSYM
| CSTISYM
| CGNOSYM
| CGNISYM
| CSTI2SYM
| CMNOSYM
| CMNISYM
;
DECIMAL
: ’0’
| ’1’
| ’2’
| ’3’
| ’4’
| ’5’
| ’6’
| ’7’
| ’8’
| ’9’
;
HEX
: ’a’
| ’b’
| ’c’
| ’d’
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| ’e’
| ’f’
| ’A’
| ’B’
| ’C’
| ’D’
| ’E’
| ’F’
;
NUMBER
: DECIMAL
| HEX
;
XNUMBER
: ’1’
| ’0’
| ’X’
| ’x’
;
numeric_string
: NUMBER numeric_string
| ’_’ numeric_string
| NUMBER ’_’
| NUMBER
;
binary_string_with_x
: XNUMBER binary_string_with_x
| ’_’ binary_string_with_x
| XNUMBER ’_’
| XNUMBER
;
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bypass
: BYPSYM DECIMAL
;
D.2 Raw ISA Extensions
Evolve’s ISA is exposed in the bV RTL language; this section gives pseudo-code for
some of the Evolve ISA. The ISA builds upon the Raw ISA so only new instructions
are detailed.
GPR[i] := ith general-purpose register
SPR2[i] := ith special-purpose status register in bank 2
SPR3[i] := ith special-purpose status register in bank 3
GPR2[i] := ith general-purpose register from bank 2
rd,rs,rt,rj := register specifiers
imm2,imm16 := n-bit immediate values
/* for swapping registers between the general-purpose registers
and the auxiliary status registers and second bank of
general-purpose registers
*/
mtsr2: SPR2[rs]<-GPR[rt]
mfsr2: GPR[rd]<-SPR2[rs]
mtsr3: SPR3[rs]<-GPR[rt]
mfsr3: GPR[rd]<-SPR3[rs]
mtrf2: GPR2[rs]<-GPR[rt]
mfrf2: GPR[rd]<-GPR2[rs]
mtsr2 rt, rs
mfsr2 rd, rs
mtsr3 rt, rs
mfsr3 rd, rs
mtrf2 rt, rs
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mfrf2 rd, rs
/* improvement to Raw’s pop-count and count-leading-zeroes
instructions to OR-in jump table start offsets
*/
popco: GPR[rd]<-Or(popc(GPR[rs]), GPR[rt])
clzo: GPR[rd]<-Or(clz(GPR[rs]), GPR[rt])
jrw: jump_to_addr(zext32(GPR[rs][29:0]))
popco rd, rs, rt
clzo rd, rs, rt
jrw rs
/* hardware-accelerated queue operations
*/
qinit: GPR2[rd]<-queue_init(config:GPR2[rt], policy(imm2))
qcnt: GPR[rd]<-queue_count(state:GPR2[rs]), config:GPR2[rt])
qenqb: queue_put_back(val:GPR[rs], state:GPR2[rd],
config:GPR2[rt], errjmp:GPR[rj])
qenqf: queue_put_front(val:GPR[rs], state:GPR2[rd],
config:GPR2[rt], errjmp:GPR[rj])
qdeqb: GPR[rd]<-queue_get_back(state:GPR2[rd], config:GPR2[rt],
errjmp:GPR[rj])
qdeqf: GPR[rd]<-queue_get_front(state:GPR2[rd], config:GPR2[rt],
errjmp:GPR[rj])
qinit rd, rt, imm2
qcnt rd, rs, rt
qenqb rs, rd, rt, rj
qenqf rs, rd, rt, rj
qdeqb rd, rs, rt, rj
qdeqf rd, rs, rt, rj
/* RLU-related
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*/
<src1, src2, src3><-permute(GPR[rs], GPR[rt], RID)
lutlw: GPR[rd]<-And(src2, scratchpad_load(addr:src1)
lutsw: scratchpad_store(val:src1, addr:src2, bit_write_mask:src3)
cfglw: GPR[rd]<-And(src2, config_cache_load(addr:src1)
cfgsw: config_cache_store(val:src1, addr:src2, bit_write_mask:src3)
mut : GPR[rd]<-RLU_op(src1, src2, src3)
lutlw rd, rs, rt, RID
lutsw rs, rt, RID
mut rd, rs, rt, RID
/* Reconfiguration / Partner-Assisted-Optimization related
*/
evolv: write_state(map_addr:GPR[rt],
cache_word(addr:sext(imm16)+GPR[rs]))
spc8: write_state(map_addr:GPR[rt],
cache_line(addr:sext(imm16)+GPR[rs]))
dvolv: GPR[rd]<-read_resource_word(sext(imm16)+GPR[rs])
dspc8: write_cache_line(addr:rt,
data:read_resource_line(sext(imm16)+GPR[rs]))
evolv rt, imm16(rs)
spc8 rt, imm16(rs)
dvolv rd, imm16(rs)
dspc8 rt, imm16(rs)
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Appendix E
bV Example Kernels
The following examples demonstrate programmatically how the bV language and
its supporting RLU hardware can emulate the functionality of SIMD and sub-word
VLIW ISAs.
E.1 SIMD Functionality
The Reconfigurable Logic Unit Section, especially, alludes to the fact that the RLU
generalizes the functionality of SIMD. While this is not true for multiplication and
variable shifts since the present incarnation of the RLU does not support them, this
is certainly true for the other operations. In the future, the RLU should support
those operations. The following are equivalents for common SIMD operations. Many
of these operations will earn syntactic sugar in the bV compiler in the future. These
are untested, but should demonstrate the point even if a bug does exist.
; 8-bit SIMD addition
rlu[1](r1,r2) := { r1[31:24]+r2[31:24], r1[23:16]+r2[23:16]
r1[15: 8]+r2[15: 8], r1[ 7: 0]+r2[ 7: 0] };
; 16-bit SIMD addition
rlu[2](r1,r2) := { r1[31:16]+r2[31:16], r1[15: 0]+r2[15: 0] };
; byte-grain permute: reverse bytes
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rlu[3](r1) := { r1[7:0], r1[15:8], r1[23:16], r1[31:24]};
; 8-bit less-than comparison
rlu[4](r1,r2) := {
r1[31:24]<r2[31:24], r1[23:16]<r2[23:16],
r1[15: 8]<r2[15: 8], r1[ 7: 0]<r2[ 7: 0]
};
; 16-bit horizontal sum
rlu[5](r1,r2) := { r1[31:16]+r1[15:0], r2[31:16]+r2[15:0] };
; 8-bit to 16-bit SIMD sign extension
rlu[6](r1) := { sext16(r1[31:24]), sext16(r1[23:16]) };
rlu[7](r1) := { sext16(r1[15: 8]), sext16(r1[ 7: 0]) };
; 16-bit to 8-bit SIMD extraction
rlu[8](r1,r2) := { r1[23:16], r1[7:0], r2[23:16], r2[7:0] };
; 8-bit SIMD left-rotate by constant: constant=2
rlu[9](r1) := { {r1[29:24], r1[31:30]}, {r1[21:16], r1[23:22]},
{r1[13: 8], r1[15:14]}, {r1[ 5: 0], r1[ 7: 6]} };
; 8-bit SIMD arithmetic right shift by constant: constant=3;
rlu[10](r1) := { sext8(r1[31:27]), sext8(r1[23:19]),
sext8(r1[15:11]), sext8(r1[ 7: 3]) };
; 8-bit splat to 8-bit values
rlu[11](r1) := 4{r1[7:0]};
; 8-bit splat to 16-bit values with sign-extension
rlu[12](r1) := 2{sext16(r1[7:0])};
; RISC 2-step version of 8-bit absolute value
rlu[13](r1) := r2 = {
r1 ^ { 8{r1[31]}, 8{r1[23]}, 8{r1[15]}, 8{r1[7]} }
};
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rlu[14](r1,r2) := {
r2[31:24] + zext8(r1[31]), r2[23:16] + zext8(r1[23]),
r2[15: 8] + zext8(r1[15]), r2[ 7: 0] + zext8(r1[ 7])
};
; RISC 2-step version of 7-bit average with round-up
; assumes 8-bit packing density
rlu[15](r1,r2) := r3 = {
sext8(r1[30:24]) - ~sext8(r2[30:24]),
sext8(r1[22:16]) - ~sext8(r2[22:16]),
sext8(r1[14: 8]) - ~sext8(r2[14: 8]),
sext8(r1[ 6: 0]) - ~sext8(r2[ 6: 0])
};
rlu[16](r3) = {
zext8(r3[31:25]), zext8(r3[23:17]),
zext8(r3[15: 9]), zext8(r3[ 7: 1])
};
; interleave bytes (merge)
rlu[17](r1,r2) := {
r1[15: 8], r2[15: 8], r1[ 7: 0], r2[ 7: 0]
};
rlu[18](r1,r2) := {
r1[31:24], r2[31:24], r1[23:16], r2[23:16]
};
; RISC 2-step operation: predicate 8-bit
; branch if all are greater-than
rlu[19](r1,r2) := r3 = {
r1[31:24] <= r2[31:24], r1[23:16] <= r2[23:16],
r1[15: 8] <= r2[15: 8], r1[ 7: 0] <= r2[ 7: 0]
};
beqz r3, label
; RISC 2-step operation: predicate 8-bit
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; branch if any are equal-to
rlu[20](r1,r2) := r3 = {
r1[31:24]==r2[31:24], r1[23:16]==r2[23:16],
r1[15: 8]==r2[15: 8], r1[ 7: 0]==r2[ 7: 0]
};
bnez r3, label
; future additions
vector select (2:1 mux)
vector max/min, saturation (via select)
vector multiplication (scaling at least)
variable shift (scaling at least)
E.2 Sub-word VLIW Functionality
The Reconfigurable Logic Unit Section also mentions the fact that the RLU can
generalize sub-word VLIW. It should be obvious that this is so; the RLU supports
arbitrarily independent operations between parallel functions in a given configuration.
Two simple examples follow.
; 8-bit VLIW with Add, Compare, And, 8-input/8-output Lookup table
rlu[1](r1,r2) := { r1[31:24]+r2[31:24], r1[23:16]!=r2[23:16],
r1[15: 8]&r2[15: 8], 2{lut({4’h0,r1[7:0]})} };
; 12-bit VLIW with 12-input/12-output Lookup Table, Subtract
rlu[2](r1,r2) := { 3{lut(r1[23:12])}, r1[11:0]-r2[11:0] };
Interestingly, the AVGSIMD units are designed such that there are enough ef-
fective functional units so that there are never structural hazards that prevent, for
example, multiple add operations from being scheduled in the same instruction. The
same AVGSIMD addition unit, continuing the example, handles all functions that
perform the add operation.
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; 2 8-bit adds and 2 8-bit compares
rlu[3](r1,r2) := { r1[31:24]+r2[31:24], r1[23:16]==r2[23:16],
r1[15: 8]+r2[15: 8], r1[ 7: 0]==r2[ 7: 0] };
241
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